Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Ordering or disordering
Reexamination Certificate
2007-01-02
2007-01-02
Richards, N. Drew (Department: 2815)
Semiconductor device manufacturing: process
Introduction of conductivity modifying dopant into...
Ordering or disordering
C438S305000
Reexamination Certificate
active
10966152
ABSTRACT:
Methods of providing a semiconductor device with a control electrode structure having a controlled overlap between control electrode and first and second main electrode extensions without many spacers are disclosed. A preferred method provides a step of etching back an insulating layer performed after amorphizing and implanting the main electrode extensions. Preferably, the step that amorphizes the extensions also partly amorphizes the insulating layer. Because etch rates of amorphous insulator and crystalline insulator differ, the amorphized portion of the insulating layer may serve as a natural etch stop to enable even better fine-tuning of the overlap. Corresponding semiconductor devices are also provided.
REFERENCES:
patent: 5223445 (1993-06-01), Fuse
patent: 5434093 (1995-07-01), Chau et al.
patent: 5516707 (1996-05-01), Loh et al.
patent: 5554544 (1996-09-01), Hsu
patent: 6284630 (2001-09-01), Yu
patent: 2001/0028086 (2001-10-01), Makabe et al.
patent: 2002/0163039 (2002-11-01), Clevenger et al.
patent: 1 089 344 (2001-04-01), None
patent: 11-003990 (1999-01-01), None
patent: 11-163323 (1999-06-01), None
Henson Kirklen
Surdeanu Radu Catalin
Interuniversitair Microelektronica Centrum (IMEC)
Knobbe Martens Olson & Bear LLP
Koninklijke Philips Electronics , N.V.
Richards N. Drew
LandOfFree
Method for forming a notched gate insulator for advanced MIS... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a notched gate insulator for advanced MIS..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a notched gate insulator for advanced MIS... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3759215