Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-05-09
2006-05-09
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S633000, C438S634000, C438S638000, C438S672000
Reexamination Certificate
active
07041592
ABSTRACT:
A method for forming a metal interconnection layer of a semiconductor device comprises forming a film including a material selective to a medium used in an ashing process on an interlayer insulating film. The method comprises transforming the film during the ashing process to form an interconnection pattern having a dual damascene structure. A dielectric material such as copper is deposited on the interconnection pattern, which is planarized through CMP, thereby forming a via contact having a single damascene structure without a recess therein.
REFERENCES:
patent: 6358842 (2002-03-01), Zhou et al.
patent: 6528409 (2003-03-01), Lopatin et al.
patent: 6551915 (2003-04-01), Lin et al.
patent: 6627532 (2003-09-01), Gaillard et al.
patent: 2001/0051420 (2001-12-01), Besser et al.
patent: 2002/0016058 (2002-02-01), Zhao
patent: 2002/0173143 (2002-11-01), Lee et al.
patent: 2003/0082905 (2003-05-01), Hung et al.
Kim Jae-hak
Lee Kyung-woo
Lee Soo-geun
F. Chau & Associates LLC
Fourson George
Toledo Fernando L.
LandOfFree
Method for forming a metal interconnection layer of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a metal interconnection layer of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a metal interconnection layer of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3537488