Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Patent
1996-01-04
1999-04-13
Niebling, John
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
438124, 438126, 438127, H01L 2160
Patent
active
058937242
ABSTRACT:
The invention is directed to a BGA package and method for making a BGA package in which warpage, delamination and package cracking are reduced. The inventive BGA package has a die attached to one surface of a substrate. The substrate may terminate at its opposite surface in an array of connection ports which is an integral part of the substrate. Alternatively, the array of connection ports is attached to the opposite surface of the substrate. The connection ports may be attach pads attached to the opposite surface of the substrate and solder balls or metal bumps attached to the attach pads. A matrix of molding compound fully encapsulates the substrate, die and the array of connection ports. The matrix molding compound is then ground to provide a flat surface and to expose portions of the connection ports. Another array of connection ports, such as an array of solder balls or metal bumps, may be attached to the existing array of connection ports. In another embodiment, retracting pins are positioned over the solder attach pads. The mold compound fully encapsulates the substrate, die, solder attach pads and portions of the retracting pins. Removing the retracting pins, after the encapsulation, exposes portions of the solder attach pads so that solder balls or metal bumps are attached to the exposed portions of the solder attach pads.
REFERENCES:
patent: 4888307 (1989-12-01), Spairisano et al.
patent: 5355283 (1994-10-01), Marrs et al.
patent: 5427938 (1995-06-01), Matsumura et al.
patent: 5498902 (1996-03-01), Hara
Chakravorty Kishore Kumar
Lim Thiam Beng
Bilodeau Thomas G.
Institute of Microelectronics
Niebling John
LandOfFree
Method for forming a highly reliable and planar ball grid array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a highly reliable and planar ball grid array , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a highly reliable and planar ball grid array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-222070