Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2011-07-05
2011-07-05
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000, C326S039000
Reexamination Certificate
active
07973559
ABSTRACT:
Re-programmable antifuses and structures utilizing re-programmable antifuses are presented. Such structures include a configurable interconnect circuit having at least one re-programmable antifuse, wherein the at least one re-programmable antifuse is configured to be programmed to conduct by applying a first voltage across it and is configured to be re-programmed not to conduct by applying second voltage across it, wherein the second voltage is higher than the first voltage. Other embodiments of antifuses include an initializing step prior to programming.
REFERENCES:
patent: 5258643 (1993-11-01), Cohen
patent: 5485031 (1996-01-01), Zhang
patent: 5614756 (1997-03-01), Forouhi
patent: 5955751 (1999-09-01), Shroff et al.
patent: 6111302 (2000-08-01), Zhang
patent: 6114714 (2000-09-01), Gangopadhyay
patent: 6150868 (2000-11-01), Kim et al.
patent: 6154054 (2000-11-01), Shroff et al.
patent: 6316346 (2001-11-01), Gangopadhyay
patent: 6344373 (2002-02-01), Bhattacharyya
patent: 6529038 (2003-03-01), Lambertson
patent: 6584029 (2003-06-01), Tran
patent: 6767769 (2004-07-01), Hawley
patent: 6841846 (2005-01-01), Chen
patent: 6888215 (2005-05-01), Radens
patent: 6965156 (2005-11-01), Hawley
patent: 7358589 (2008-04-01), Hawley
patent: 7390726 (2008-06-01), Issaq
patent: 7393722 (2008-07-01), Issaq
patent: 7459763 (2008-12-01), Issaq
Li, et al., “Electronic two-terminal bistable graphitic memories”, Nature Materials, 7:2008, pp. 966-971, Dec. 2008.
Dearnaley, et al., “Electrical phenomena in amorphous oxide films”, Rep. Prog. Phys. 33:1970, pp. 1129-1192.
Yao, et al., “Etching-dependent reproducible memory switching in vertical SiO2 structures”, 93:2008, pp. 235101 (3 pages).
Beitler Elvira
Or-Bach Zvi
Sinitskiy Alexander
Tour James M.
Yao Jun
Tan Vibol
William Marsh Rice University
Winstead PC
LandOfFree
Method for fabrication of a semiconductor element and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabrication of a semiconductor element and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabrication of a semiconductor element and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2635942