Method for fabricating shallow trenches

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Recessed oxide by localized oxidation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S400000, C438S405000

Reexamination Certificate

active

07045437

ABSTRACT:
A method of forming shallow trenches used, for example, in shallow trench isolation includes the steps of providing a p-type silicon substrate, forming a layer in the p-type silicon substrate, wherein the layer includes p-type silicon interposed between n-type silicon. The p-type silicon layer interposed between the n-type silicon is then subject to an anodization process to form porous silicon. The porous silicon regions are then oxidized. The porosity of the silicon layer may be controlled to create an isolation region that is either substantially flush with, above, or below an upper surface of the n-type top layer. For example, by adjusting the anodization time, a retrograde cross-sectional profile of the shallow trench can be obtained that leads to improved isolation between adjacent devices.

REFERENCES:
patent: 4748489 (1988-05-01), Komatsu
patent: 2005/0106835 (2005-05-01), Layadi et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for fabricating shallow trenches does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating shallow trenches, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating shallow trenches will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3595784

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.