Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-10-10
2006-10-10
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S672000, C438S700000, C438S952000, C257SE21577
Reexamination Certificate
active
07119013
ABSTRACT:
A method for fabricating a semiconductor device capable of preventing a hard mask from being lifted and patterns from being defective. Particularly, an inter-layer insulation layer and an etch stop layer formed on a substrate structure provided with conductive structures are first planarized. Then, a hard mask made of a nitride-based material is formed by using a photoresist pattern and an anti-reflective coating layer as an etch mask. After the hard mask formation, the photoresist pattern and the anti-reflective coating layer are removed. Subsequently, a SAC etching process is performed to etch the inter-layer insulation layer with use of the hard mask as an etch mask, thereby obtaining a contact hole exposing the etch stop layer disposed between the conductive structures. The exposed etch stop layer is removed through the use of a blanket etch-back process, and a cleaning process is applied thereafter.
REFERENCES:
patent: 6479380 (2002-11-01), Furusawa et al.
patent: 6524964 (2003-02-01), Yu
patent: 6867145 (2005-03-01), Lee et al.
patent: 2002/0005542 (2002-01-01), Hayano et al.
patent: 2003/0003714 (2003-01-01), Lee et al.
patent: 2003/0003756 (2003-01-01), Yu
patent: 2003/0114012 (2003-06-01), Lee et al.
patent: 2003/0181054 (2003-09-01), Lee et al.
patent: 2004/0009656 (2004-01-01), Lee et al.
patent: 2004/0126951 (2004-07-01), Lee
patent: 2004/0127024 (2004-07-01), Lee
patent: 2005/0064727 (2005-03-01), Lee et al.
patent: 2006/0073699 (2006-04-01), Lee et al.
patent: 2004-75638 (2004-08-01), None
Jung Tae-Woo
Lee Min-Suk
Lee Sung-Kwon
Blakely & Sokoloff, Taylor & Zafman
Fourson George
Hynix / Semiconductor Inc.
LandOfFree
Method for fabricating semiconductor device with fine patterns does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating semiconductor device with fine patterns, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating semiconductor device with fine patterns will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3658774