Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
1997-10-14
2001-04-24
Chaudhuri, Olik (Department: 2814)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S647000, C438S649000, C438S655000, C438S680000, C438S683000
Reexamination Certificate
active
06221762
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device, and more particularly, to a method for fabricating a semiconductor device, for improving a step coverage and a resistivity.
2. Discussion of the Related Art
In general, as the semiconductor devices are highly integrated, a width of wiring in the semiconductor devices is reduced, causing problems, such as drop in operation speed due to consequential increase of a resistance of the wiring. The formation of a thicker wiring as a wiring width is reduced used as a counter measure on the increased sheet resistivity of the wiring causes a problem that a fabrication process for the device becomes complicated with less yield because of a greater step coverage of the wiring. In order to solve these problems, a refractory metal silicide, such as tungsten silicide (WSi
x
), titanium silicide(TiSi
2
), or cobalt silicide(CoSi
2
) is formed on a polysilicon layer for preventing an increase of resistivity. (hereafter, a refractory metal silicide formed on a polysilicon layer is called “polycide”). However, though this can improve the resistivity and step coverage to a certain extent, an improved method for forming a polycide further is need.
A conventional method for fabricating a semiconductor device will be explained with reference to the attached drawings.
FIGS. 1A-1C
illustrate process steps of a first conventional method for fabricating a semiconductor device, and
FIGS. 2A-2C
illustrate process steps of a second conventional method for fabricating a semiconductor device. A polycide fabrication process used for reducing a resistivity and a step coverage in a semiconductor device can be applied to a process for forming a gate electrode or a bitline.
The process steps of the first conventional method for fabricating a semiconductor device in which the polycide fabrication process is applied to formation of a gate electrode will be explained.
Referring to
FIG. 1A
, the process starts with deposition of a first oxide film
2
on a semiconductor substrate
1
and deposition of a polysilicon layer
3
on the first oxide film
2
. The polysilicon layer
3
is doped with P type impurities and soluble in water. The doping of the polysilicon layer
3
may be done by ion injection after deposition of the polysilicon layer
3
is completed, or by deposition of POCl
3
, or by a continuous injection of a doping gas, such as PH
3
, while depositing the polysilicon layer. For removing a natural oxide film(or glass) which may remain on the polysilicon layer
3
during the process of forming the polysilicon
3
, the process resultant is dipped into HF solution for cleaning. A chemical vapor deposition of SiH
4
or SiH
2
Cl
2
with tungsten hexafluoride(WF
6
) gas is conducted to form a tungsten silicide layer
4
, to form a polycide layer. As shown in
FIG. 1C
, the tungsten silicide layer
4
, polysilicon layer
3
and the first oxide film
2
are subjected to photolithography to make an anisotropic etching of the layers
2
,
3
and
4
with a mask for forming a gate electrode used, resulting to form a stack of a gate cap silicide layer
4
a
, a gate electrode
3
a
and a gate oxide film
2
a
. A lightly doped drain(LDD) region
5
is formed in the semiconductor substrate
1
on each side of the gate electrode
3
a
. A second oxide film is deposited on the entire surface and subjected to anisotropic etching to remove the second oxide film, forming sidewall insulating films
6
on both sides of the gate cap silicide layer
4
a
, gate electrode
3
a
and gate oxide film
2
a
. Portions of the semiconductor substrate
1
on outward sides of the sidewall insulating films
6
, excluding a portion under the gate electrode
3
a
, are heavily doped, to form source/drain regions
7
therein.
The process steps of the second conventional method for fabricating a semiconductor device in which the polycide fabrication process is applied to formation of a bitline will be explained.
Referring to
FIG. 2A
, the process steps start with formation of an N type impurity doped layer
8
in a portion of a P type semiconductor substrate
1
. A chemical vapor deposition is conducted to form an interlayer insulating layer
9
on the semiconductor substrate
1
, which is selectively removed to form a contact hole
10
exposing the N type impurity doped layer
8
. As shown in
FIG. 2B
, a polysilicon layer
11
is formed on the entire surface. The polysilicon layer
11
is doped with P type impurities and soluble in water. The doping of the polysilicon layer
11
may be done by ion injection after deposition of the polysilicon layer
3
is completed, or by deposition of POCl
3
, or by a continuous injection of a doping gas, such as PH
3
, while depositing the polysilicon layer. For removing a natural oxide film.(or glass) which may remain on the polysilicon layer
11
during the process of forming the polysilicon
11
, the process resultant is dipped into HF solution for cleaning. A chemical vapor deposition of SiH
4
or SiH
2
Cl
2
with tungsten hexafluoride(WF
6
) gas is conducted to form a tungsten silicide layer
12
on the polysilicon layer
11
, which is subjected to selective patterning to form a bitline of the polycide layer, as shown in FIG.
2
C.
In the conventional polycide fabrication process, a doped polysilicon layer is formed on a substrate, and the polysilicon layer is cleaned with HF solution to remove a natural oxide film present on the surface of the polysilicon layer, which is then placed in a chamber and maintained at an elevated temperature over 500 deg. C. while injecting SiH
4
or SiH
2
Cl
2
, and WF
6
gases into the chamber, to form tungsten silicide(WSix) on the doped polysilicon layer. In comparison to a tungsten silicide(WSix) with 2<x≦3.2, the aforementioned tungsten silicide contains an excessive amount of silicon. If the tungsten silicide containing excessive amount of silicon is subjected to heat treatment, a resistivity of the tungsten silicide is lowered compared to the case when the tungsten silicide is not formed, resulting in an improvement in operational characteristics of the device.
However, the conventional method for fabricating a semiconductor device has various problems.
For example, the cleaning of the doped polysilicon with HF solution for removing the natural oxide film present on the surface of the doped polysilicon causes to leave an undoped polysilicon layer on the surface of the doped polysilicon layer. The formation of tungsten silicide on the doped polysilicon layer with an undoped polysilicon surface leads to formation of a tungsten silicide with an excessive amount of silicon, which has a resistivity higher than 100 &mgr;&OHgr;·cm even after heat treatment. Although the tungsten silicide layer lowers the resistivity of the polysilicon layer which has a resistivity of 200 &mgr;&OHgr;·cm, by approximately half, that is not enough for a highly integrated device in which a line width is no greater than 0.25 &mgr;m.
Further, a bitline formed with a tungsten silicide layer formed by SiH
4
or SiH
2
Cl
2
according to the second conventional method has a step coverage greater than a bitline formed with a tungsten metal layer. Due to this, a problem is caused that the bitline can not fully fill a contact hole in a device fabrication process which involves a contact hole size no greater then 0.25 &mgr;m with an aspect ratio greater than 3 as shown in FIG.
2
C.
SUMMARY OF THE INVENTION
Accordingly, the present invention is directed to a method for fabricating a semiconductor device that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
An object of the present invention is to provide a method of forming a metal silicide for improving a step coverage and resistivity, and a method for fabricating a semiconductor device applying the same.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned
Byun Jeong Soo
Lee Byung Hak
Chaudhuri Olik
Fleshner & Kim LLP
Hyundai Electronics Industries Co,. Ltd.
Lovie Wai-Sing
LandOfFree
Method for fabricating semiconductor device having improved... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating semiconductor device having improved..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating semiconductor device having improved... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2513406