Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2011-07-26
2011-07-26
Mulpuri, Savitri (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S210000, C257SE21413
Reexamination Certificate
active
07985636
ABSTRACT:
An exemplary method for fabricating an LTPS-TFT substrate is as follows. In step S1, a p-Si pattern including a source electrode contact region and a drain electrode contact region of a first type TFT, a source electrode contact region and a drain electrode contact region of a second type TFT is formed. In step S2, the source electrode contact region and the drain electrode contact region of the first type TFT are heavily doped with a first dopant. In step S3, gate electrodes of the first and the second type TFT are formed. In step S4, the source electrode contact regions and drain electrode contact regions of the first and second type TFTs are heavily doped with a second dopant. The first dopant and the second dopant are compensative, and the number ratio of the first dopant to the second dopant is approximately 2 to 1.
REFERENCES:
patent: 6251712 (2001-06-01), Tanaka et al.
patent: 6924874 (2005-08-01), Lin et al.
patent: 7192815 (2007-03-01), Shen
patent: 7498210 (2009-03-01), Cheng
patent: 7638373 (2009-12-01), Heo et al.
patent: 7670883 (2010-03-01), Shih et al.
patent: 7674658 (2010-03-01), Li et al.
patent: 2004/0197967 (2004-10-01), Chen
patent: 2006/0199316 (2006-09-01), Kuo
patent: 2007/0296883 (2007-12-01), Kwon et al.
patent: 2008/0251791 (2008-10-01), Yeh et al.
patent: 2009/0189204 (2009-07-01), Heitzinger et al.
patent: 2009/0206737 (2009-08-01), Liu et al.
patent: 1530716 (2004-09-01), None
Cheng Tsai-Lai
Wu Hong-Gi
Yeh Guan-Hua
Chimel Innolux Corporation
Chung Wei Te
Mulpuri Savitri
LandOfFree
Method for fabricating low temperature poly-silicon thin... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating low temperature poly-silicon thin..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating low temperature poly-silicon thin... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2626218