Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1995-02-13
1997-06-24
Niebling, John
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
438636, 438671, 438657, H01L 2128
Patent
active
056417080
ABSTRACT:
A method for fabricating conductive structures in integrated circuits. A conductive layer is formed over an underlying region in an integrated circuit. The conductive layer is then doped with impurities, and a thin amorphous silicon layer is formed over the conductive layer. A photoresist layer is then deposited and exposed to define a masking pattern. During exposure of the photoresist layer, the amorphous silicon layer acts as an anti-reflective layer. Portions of the photoresist layer are then removed to form a masking layer, and the insulating layer and amorphous silicon layer are then etched utilizing the masking layer to form conductive structures. During subsequent thermal processing, impurities from the conductive layer diffuse into the amorphous silicon layer causing the amorphous silicon layer to become conductive.
REFERENCES:
patent: 4409722 (1983-10-01), Dockerty et al.
patent: 4450021 (1984-05-01), Batra et al.
patent: 4494301 (1985-01-01), Faraone
patent: 4697333 (1987-10-01), Nakahara
patent: 4737474 (1988-04-01), Price et al.
patent: 4873204 (1989-10-01), Wong et al.
patent: 4954855 (1990-09-01), Mimura
patent: 5147820 (1992-09-01), Chittipeddi et al.
patent: 5168072 (1992-12-01), Moslehi
patent: 5243220 (1993-09-01), Shibata et al.
patent: 5302538 (1994-04-01), Ishikawa et al.
patent: 5336922 (1994-08-01), Sakamoto
patent: 5352631 (1994-10-01), Sitaram et al.
S. Wolf, "Silicon Processing for the VLSI Era, vol. 2", Lattice Press, 1990, pp. 144-145.
S. Wolf, "Silicon Processing for the VLSI Era, vol. 1", Lattice Press, 1986, pp. 407-408.
Kalnitsky Alexander
Sardella John C.
Bilodeau Thomas G.
Galanthay Theodore E.
Hill Kenneth C.
Jorgenson Lisa K.
Niebling John
LandOfFree
Method for fabricating conductive structures in integrated circu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating conductive structures in integrated circu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating conductive structures in integrated circu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-148852