Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1998-02-05
2000-02-15
Niebling, John F.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438319, 438359, 438411, 438421, 438422, 438637, 438522, 438412, 257522, 257634, 257758, H01L 214763
Patent
active
06025260&
ABSTRACT:
A semiconductor structure having a first conductive trace fabricated adjacent to a second conductive trace over an insulating layer. A dielectric material is located over and between the first and second conductive traces. A borderless contact extends through the dielectric material to contact the first conductive trace. An air gap is formed in the dielectric material between the first and second conductive traces, thereby increasing the capacitance between the first and second traces. The air gap has a first portion with a first width adjacent to the borderless contact, and a second portion with a second width away from the borderless contact. The second width is greater than the first width, and the second portion of the air gap is substantially longer than the first portion of the air gap. The first portion of the air gap is offset toward the second trace. The second portion of the air gap maximizes the capacitance between the first and second traces, while the first portion of the air gap minimizes the contacted pitch of the first and second traces.
REFERENCES:
patent: 3890636 (1975-06-01), Harada et al.
patent: 4502210 (1985-03-01), Okumura et al.
patent: 4801560 (1989-01-01), Wood et al.
patent: 4830971 (1989-05-01), Shibata
patent: 4933743 (1990-06-01), Thomas et al.
patent: 4986878 (1991-01-01), Malazgirt et al.
patent: 5119164 (1992-06-01), Sliwa, Jr. et al.
patent: 5155576 (1992-10-01), Mizushima
patent: 5192715 (1993-03-01), Sliwa, Jr. et al.
patent: 5200357 (1993-04-01), Collot et al.
patent: 5278103 (1994-01-01), Mallon et al.
patent: 5283203 (1994-02-01), Gill et al.
patent: 5310700 (1994-05-01), Lien et al.
patent: 5324682 (1994-06-01), Tserng
patent: 5338702 (1994-08-01), Kobeda et al.
patent: 5385852 (1995-01-01), Oppermann et al.
patent: 5407860 (1995-04-01), Stoltz et al.
patent: 5432115 (1995-07-01), Rosner et al.
patent: 5461003 (1995-10-01), Havemann et al.
patent: 5536679 (1996-07-01), Park
Gallagher et al., A Novel, Borderless Metal-to-Diffusion Contact Technique, 1995 IEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 13-15.
Cleeves et al., A Novel Disposable Post Technology For Self-Aligned Sub-Micron Contacts, 1994 Symposium on VLSI Technology Digest of Technical Papers (IEEE), pp. 61-62.
Lee Shih-Ked
Lien Chuen-Der
Yen Chu-Tsao
Integrated Device Technology Inc.
Niebling John F.
Simkovic Viktor
LandOfFree
Method for fabricating air gap with borderless contact does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating air gap with borderless contact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating air gap with borderless contact will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1905557