Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Patent
1996-11-12
1998-11-03
Wilczewski, Mary
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
438305, 438303, 438231, 438230, 438286, H01L 2336
Patent
active
058307877
ABSTRACT:
A method for fabricating a thin film transistor (TFT), including the steps of forming a semiconductor layer on a substrate; forming an insulating oxide layer on the semiconductor layer; forming a polysilicon layer on the insulating layer; etching the polysilicon layer to form a gate electrode having tapered sides; carrying out an oxidation process on exposed surfaces of the gate electrode and the polysilicon layer surrounding the gate electrode resulting in the oxide layer thereby formed being thicker below the bottom edges of the tapered sides of the gate electrode than on other portions of the gate electrode and the surrounding polysilicon layer; and forming impurity regions in the semiconductor layer on opposite sides of the gate electrode to thereby form a transistor. The TFT thereby formed has a tapered gate and reduced OFF current.
REFERENCES:
patent: 4394182 (1983-07-01), Maddox, III
patent: 4851363 (1989-07-01), Troxell et al.
patent: 5100820 (1992-03-01), Tsubone
patent: 5362660 (1994-11-01), Kwasnick et al.
patent: 5427971 (1995-06-01), Lee et al.
patent: 5498556 (1996-03-01), Hong et al.
patent: 5573965 (1996-11-01), Chen et al.
patent: 5637514 (1997-06-01), Jeng et al.
patent: 5654215 (1997-08-01), Gardner et al.
patent: 5656518 (1997-08-01), Gardner et al.
Zhang et al., "The Effects of Nonuniform Oxide Thickness on MOSFET Performance", IEEE Transactions on Electron Devices, vol. 35, No. 8, Aug. 1988, pp. 1395-1397.
Crowder et al., "DMOS FET with Common Field and Channel Doping", IBM Technical Disclosure Bulletin, vol. 20, No. 4, Sep. 1977, pp. 1617-1621.
Paper Entitled "16MBIT SRAM Cell Technologies for 2.0V Operation" By H. Ohkubo, Et al., Presented at the International Electron Devices Meeting, Dec. 8-11, 1991.
Sze, "Semiconductor Devices: Physics and Technology", pp. 422-423, 1985.
Morgan, Russ A., "Plasma Etching in Semiconductor Fabrication", pp. 76-77, 1985.
Wolf et al., "Silicon Processing for the VLSI Era Vol. 1: Process Technology", pp. 529-534, Lattice 1986.
LG Semicon Co. Ltd.
Wilczewski Mary
LandOfFree
Method for fabricating a thin film transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a thin film transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a thin film transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-688698