Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2000-08-21
2002-04-09
Bowers, Charles (Department: 2813)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S407000, C438S431000, C438S433000, C438S435000
Reexamination Certificate
active
06368940
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
The invention is in the field of semiconductor technology and relates to a method for fabricating a microelectronic structure having the following steps: providing a semiconductor substrate having a main area and at least one trench disposed at the main area, the trench having at least one side wall and the side wall and the main area having at least one common edge region; filling the trench with an insulating material leaving the edge region uncovered; and oxidizing the main area and the edge region to form an oxide layer having a thickness in the edge region at least just as great as at the main area.
During the fabrication of integrated circuits, active components disposed in the semiconductor substrate have to be suitably insulated from one another. One possibility for doing that resides in insulating the active components from one another through the use of trench isolation (so-called Shallow Trench Isolation (STI)). In that type of insulation, trenches are etched into the semiconductor substrate and subsequently filled with an insulating material.
Instances of such trench isolation can be found, for example, in German Published, Non-Prosecuted Patent Application DE 197 31 203 A1 and German Patent DE 195 35 629 C1. In the methods described therein, an oxide layer serving as gate oxide and a polysilicon layer serving as gate electrode are applied to the semiconductor substrate. Afterwards, trenches are etched into that layer system down into the semiconductor substrate. The trenches define the position of the individual active components. Finally, the trenches are filled with a thermal oxide. In those methods, however, it has turned out to be problematic that in the course of filling the trenches, the semiconductor substrate and the polysilicon may be partially oxidized, thereby producing a gate dielectric having a varying thickness. In order to minimize that problem, German Patent DE 197 31 203 C1 proposes implanting nitrogen into the gate dielectric after the formation of the gate oxide and before the filling of the trenches, in order to thereby limit the lateral oxygen diffusion. It has been shown, however, that such a measure also cannot completely eliminate the problem.
U.S. Pat. No. 5,882,993 discloses the use of nitrogen for forming gate dielectrics of varying thicknesses. To that end, nitrogen is implanted in a laterally varying concentration into a silicon substrate provided with trenches that have already been filled, and an oxide is subsequently formed thereon. However, due to the varying nitrogen concentration in the silicon substrate, oxides of varying thicknesses are formed which may often have an inhomogeneous thickness in the transition regions to the trenches that have already been filled.
It is problematic, moreover, that gate oxides are often severely thinned at the transition regions from the silicon substrate to the isolation trenches (e.g. so-called Shallow Trench Isolation). So-called corner devices form at the transition regions. The corner devices usually have a lower threshold voltage than the actual transistor and, as a result, adversely affect the switching characteristic and the leakage current behavior of the entire transistor. That behavior is additionally aggravated by a thin gate oxide at the transition regions. The effect of the corner device has usually been reduced through the use of a higher channel doping, but that in turn entails undesirable side effects.
In order to avoid the corner device, International Publication No. WO 99/25018 attempts to damage the edge region between the main area and the trench by amorphizing implantation. The aim is to produce a somewhat thicker oxide layer there in the course of the subsequent oxidation.
The method mentioned in the introduction, on the other hand, is disclosed e.g. in U.S. Pat. No. 5,891,787, where, after the formation and filling of a trench, silicon is implanted into the edge regions between the trench and the main area. That implantation is intended to bring about an excess of silicon atoms in the edge region with the main area covered, so that a thicker oxide layer than in the region of the main area can be produced there in the course of the subsequent oxidation. The implantation of nitrogen for the formation of diffusion barrier centers and elimination of crystal defects is described as an alternative. Although local thickening of the oxide layer serving as gate dielectric can be achieved by that method, microelectronic structures that are fabricated in that way only exhibit unsatisfactory properties. That is due, for example, to the fact that the oxide layer produced due to the silicon excess has a different material structure than that formed on the main area and exhibits an increased leakage current tendency. The formation of the corner device is thereby likewise only suppressed to an insufficient extent.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide a method for fabricating a microelectronic structure, which overcomes the hereinafore-mentioned disadvantages of the heretofore-known methods of this general type and which enables largely homogeneous gate dielectrics to be formed, with the formation of a corner device being suppressed.
With the foregoing and other objects in view there is provided, in accordance with the invention, a method for fabricating a microelectronic structure, which comprises the following steps providing a semiconductor substrate having a main area and at least one trench disposed at the main area, the at least one trench having at least one side wall, and the at least one side wall and the main area having at least one common edge region; filling the trench with an insulating material leaving the edge region uncovered; introducing nitrogen into the semiconductor substrate to provide a higher nitrogen concentration in the vicinity of the main area than in the edge region; and then oxidizing the main area and the edge region to form an oxide layer with a thickness in the edge region at least just as great as on the main area, the nitrogen causing the oxide layer to grow more slowly in the main area than in the edge region.
According to the present invention, a semiconductor substrate is provided and at least one trench having a side wall is introduced at the main area of the semiconductor substrate. This trench defines, for example, the position of an active component in the semiconductor substrate. In the transition region between the side wall of the trench and the main area of the semiconductor substrate there is an edge region formed by both of them.
Nitrogen is subsequently introduced into the semiconductor substrate, with a higher nitrogen concentration being sought in the region of the main area than in the edge region. In this case, the difference in nitrogen concentration should be dimensioned in such a way that oxide layers each having a predetermined thickness are produced in the course of subsequent oxidation of the semiconductor substrate, i.e. of the main area and of the edge region. In the common edge region between the main area and the side wall, the nitrogen concentration preferably uniformly decreases in the direction of the side wall. The effect that is intended to be achieved as a result of this is that the oxide layer which is subsequently to be formed has an increasing thickness in the edge region and thereby contributes to a uniform transition from the oxide layer thickness on the main area to the oxide layer thickness on the side wall. In this case, however, what is sought is an oxide layer thickness that is as uniform as possible as far as the edge region and even into the edge region.
The particular effect achieved through the use of the method according to the invention is that the oxide layer is not thinned in a disturbing manner in the edge region between the main area and the side wall, and the undesirable influence on the transistor properties by the so-called corner device is thereby avoided. The effect of the corner device is disturbing par
Amon Jürgen
Kieslich Albrecht
Chen Jack
Greenberg Laurence A.
Infineon - Technologies AG
Lerner Herbert L.
Stemer Werner H.
LandOfFree
Method for fabricating a microelectronic structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a microelectronic structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a microelectronic structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2915789