Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-02-07
1999-11-23
Prenty, Mark V.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257361, H01L 2906
Patent
active
059905204
ABSTRACT:
A new method of fabricating a new vertical bipolar transistor in a protection circuit is disclosed. In the disclosed system, a layer of gate electrode material is formed over a selected surface of a silicon wafer. The gate electrode material is patterned to form gates between an emitter stripe and a base contact within the bipolar transistor. In an example embodiment, the gate as well as the emitter stripe are coupled with an input source such that excess voltage is limited and excess current sunk during ESD events on the input source. A conductive channel under the gate is formed in the presence of an ESD event on the input source. The channel conductance may further be enhanced by introduction of an appropriate dopant material. Sidewall spacers may be formed adjacent to the base/emitter isolation regions. Where the bipolar transistor is a PNP transistor, a light dosage of an n-type dopant may be implanted into the base contact prior to forming the sidewall spacers. In another aspect of the invention, where the bipolar transistor is for example a PNP transistor, a light dosage of a p-type dopant is implanted into the emitter stripe prior to forming the sidewall spacers. Further where the bipolar transistor is for example a PNP transistor, a heavy dosage of a p-type dopant is implanted into the emitter subsequent to sidewall spacer formation, and a heavy dosage of an n-type dopant is implanted into the base contact subsequent to said sidewall spacer formation.
REFERENCES:
patent: 4400711 (1983-08-01), Avery
patent: 5140401 (1992-08-01), Ker
patent: 5158899 (1992-10-01), Yamagata
patent: 5159518 (1992-10-01), Roy
patent: 5223737 (1993-06-01), Canclini
patent: 5465189 (1995-11-01), Polgreen
patent: 5538907 (1996-07-01), Aronowitz
patent: 5539233 (1996-07-01), Amerasekera
patent: 5557130 (1996-09-01), Orchard-Webb
patent: 5591661 (1997-01-01), Shiota
ESD Protection in a Mixed Voltage Interface and Multi-Rail Disconnected Power Grid Environment in 0.50-and 0.25-.mu.m Channel Length CMOS Technologies, Voldman, Steven H., EOS/ESD Symposium 94, Dec. 1994.
Anderson Warren Robert
Noorlag Date Jan Willem
Digital Equipment Corporation
Prenty Mark V.
LandOfFree
Method for fabricating a high performance vertical bipolar NPN o does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a high performance vertical bipolar NPN o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a high performance vertical bipolar NPN o will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1224656