Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1997-07-28
2000-01-18
Beausoliel, Jr., Robert W.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
G06F 1100
Patent
active
060165545
ABSTRACT:
A method is presented for event-related functional testing of a microprocessor. A model of the microprocessor is adapted to produce a trigger event, perform a target activity, and respond to a control signal. The target activity occurs over several system clock signal cycles. A control signal generator receives the trigger event and generates the control signal a selectable number of clock cycles (i.e., a delay time) after the trigger event. A testing program includes a program loop which causes the microprocessor model to produce the trigger event, perform the target activity to produce a test result, and compare the test result to an expected result. The program loop is repeatedly executed until the microprocessor model responds to the control signal during each clock cycle of the target activity. If the test result matches the expected result during each execution of the program loop, the microprocessor properly responds to the control signal during the target activity. The microprocessor model may be a software or hardware implementation. Software embodiments of a bus model, a memory model, and a test engine provide an operating environment for the microprocessor model. A microprocessor testing system includes a central processing unit (CPU), chip set logic, a system bus, a memory bus, and a memory unit. In a first embodiment of the testing system, the microprocessor model, the bus model, the memory model, and the test engine reside within the memory unit. In a second embodiment, the microprocessor model is a separate hardware implementation.
REFERENCES:
patent: 4455654 (1984-06-01), Bhaskar et al.
patent: 4998250 (1991-03-01), Kohlmeier et al.
patent: 5263149 (1993-11-01), Winlow
patent: 5321828 (1994-06-01), Phillips et al.
patent: 5345583 (1994-09-01), Davis
patent: 5465216 (1995-11-01), Rotem et al.
patent: 5696701 (1997-12-01), Burgess et al.
patent: 5740183 (1998-04-01), Lowe
patent: 5742502 (1998-04-01), Cherichetti et al.
patent: 5812561 (1998-09-01), Giles et al.
Parker Allan
Skrovan Joseph C.
Advanced Micro Devices , Inc.
Beausoliel, Jr. Robert W.
Daffer Kevin L.
Elisca Pierre E.
LandOfFree
Method for event-related functional testing of a microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for event-related functional testing of a microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for event-related functional testing of a microprocessor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-570632