Static information storage and retrieval – Systems using particular element – Flip-flop
Reexamination Certificate
1998-09-23
2001-12-11
Decady, Albert (Department: 2133)
Static information storage and retrieval
Systems using particular element
Flip-flop
C326S121000, C714S703000
Reexamination Certificate
active
06330182
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to the field of integrated circuits; more specifically, to methods and apparatus for protecting chip circuitry against the harmful effects of natural background radiation.
BACKGROUND OF THE INVENTION
Recently there has been concerted effort among researchers and engineers to protect integrated chip circuitry from the troubling effect of natural background radiation. Natural background radiation, in the form of energetic alpha particles and neutrons, has become an increasingly difficult problem to solve as transistor size shrinks with each new generation of chips. High-energy particle irradiation can corrupt data stored in memory chips, producing what engineers refer to as “soft errors”. As the semiconductor industry progresses toward line widths as fine as 0.18 microns, soft errors in data pose a major challenge.
A number of different approaches have been tried to reduce soft error rates in semiconductor devices. By way of example, U.S. Pat. No. 5,691,089 discloses a transistor device in which a doped layer of a radiation sensitive material is formed a substrate. The radiation sensitive material may be polyamide or a similar organic dielectric. The inventors attribute improved alpha particle immunity to the complete isolation of the SRAM array by the organic dielectric layer.
A semiconductor memory array that reduces the probability of soft errors ascribable to alpha particles is also described in U.S. Pat. Nos. 5,365,478 and 5,732,037. These patents disclose a circuit solution applied to a dynamic random-access memory (DRAM). Another example is provided in U.S. Pat. No. 5,065,048, which teaches specialized precharging operations that enlarge the soft error margin against alpha particle strikes in CMOS and BiCMOS logic circuits. Yet another approach to the problem of soft errors in semiconductor memory devices is described in U.S. Pat. No. 5,301,146.
In order to deal effectively with the problem of soft errors, it is necessary to have a reliable method to predict soft error rates (SER) for various circuits at the physical design level. One commonly used method is to examine the total quantity of charge stored at a given circuit node. This previous method is typically based on experimental data from static random-access memories (SRAM), such as that shown in FIG.
1
.
FIG. 1
illustrates a simple memory cell
10
comprising field-effect devices
11
-
14
arranged as cross-coupled inverters. In its basic operation, memory cell
10
produces a signal at an output node
17
that represents an inverted logic signal of the input applied at node
16
. Note that in
FIG. 1
, capacitor C
TOT
represents the total node capacitance at node
17
of memory cell
10
. In addition, arrow
18
represents a high-energy particle, such as an alpha or neutron particle. If an alpha particle
18
passes the diffusion layer of the drain of an N-type field-effect device (e.g., field-effect device
14
) when output node
17
is at a high logic level, electrons generated by the alpha particle strike are collected at the same drain. Thus, the generation of electron-hole pairs by high-energy particles has a tendency to discharge various nodes throughout a logic circuit.
In the past, researchers have been primarily concerned about soft errors in memory circuits, due to their relatively small circuit size. Soft error immunity has been calculated in such circuits by using the total node charge (Q
NODE
) and the overall circuit area, or memory cell diffusion area. This latter parameter is related to the total capacitance at the output node of the memory cell. Generally speaking, the larger the diffusion area, the more charge that the output node can store.
Although methods such as that described above have proven satisfactory for memory array designs, they have failed to reliably predict soft error rates in other types of circuits such as latches and register files. Given that soft errors in these latter circuits have become a major source of overall chip failure rate as circuits continue to shrink, it is critical to establish a unified method to accurately predict soft error rates for all types of logic circuits.
As will be seen, the present invention provides a methodology that is useful in predicting soft error rates for a variety of circuits and/or processes. Moreover, the invention reflects the scaling impact of process technology, and also reveals principles for designing soft error robustness into logic circuits of any type.
SUMMARY OF THE INVENTION
A method is provided which combines the physical nature of a soft error event with the electrical properties of circuit topology. In accordance with one embodiment of the present invention, the robustness of a logic circuit to the soft errors is evaluated by first injecting a current pulse into a node of the logic circuit. The current pulse is shaped to be representative of a high-energy particle strike. For example, the amplitude may be sufficient to momentarily discharge an output node of the logic circuit. The output node of the logic circuit is then monitored for a response to the injected current pulse. Basically, the output node is electrically monitored to determine whether it transitions from a first logic state to a second logic state in response to the injected current pulse.
In the case where the state flips in response to the injected current pulse, a waveform of the injected current pulse is integrated over time to compute a critical charge level (Q
CRIT
). By determining the critical charge level for each of several different types of logic circuits on an integrated circuit, and plotting the failure rate of each of the different types of logic circuits versus critical charge level, a unified methodology for evaluating soft error immunity is achieved.
REFERENCES:
patent: 4506436 (1985-03-01), Bakeman, Jr. et al.
patent: 5018102 (1991-05-01), Houston
patent: 5048023 (1991-09-01), Buehler et al.
patent: 5053848 (1991-10-01), Houston et al.
patent: 5065048 (1991-11-01), Asai et al.
patent: 5095355 (1992-03-01), Shiomi et al.
patent: 5208657 (1993-05-01), Chatterjee et al.
patent: 5220192 (1993-06-01), Owens et al.
patent: 5301146 (1994-04-01), Hama
patent: 5311070 (1994-05-01), Dooley
patent: 5338963 (1994-08-01), Klaasen et al.
patent: 5363328 (1994-11-01), Browning, III et al.
patent: 5365478 (1994-11-01), Shimohigashi et al.
patent: 5377140 (1994-12-01), Usuki
patent: 5384731 (1995-01-01), Kuriyama et al.
patent: 5432463 (1995-07-01), Wong et al.
patent: 5434818 (1995-07-01), Byers et al.
patent: 5465060 (1995-11-01), Pelella
patent: 5473562 (1995-12-01), Liu
patent: 5473574 (1995-12-01), Clemen et al.
patent: 5541528 (1996-07-01), Montoye et al.
patent: 5547888 (1996-08-01), Yamazaki
patent: 5576644 (1996-11-01), Pelella
patent: 5631863 (1997-05-01), Fechner et al.
patent: 5661411 (1997-08-01), Nguyen
patent: 5677866 (1997-10-01), Kinoshita
patent: 5691089 (1997-11-01), Smayling
patent: 5706237 (1998-01-01), Ciraula et al.
patent: 5732037 (1998-03-01), Shimohigashi et al.
patent: 5764564 (1998-06-01), Frake et al.
patent: 5828597 (1998-10-01), Madan
patent: 5973541 (1999-10-01), Rajivan et al.
patent: 6057184 (2000-05-01), Brown et al.
patent: 0 434 852 A1 (1991-03-01), None
Matsukawa et al. (Evaluation of Soft-Error Hardness of DRAMS under Quasi-Heavy Ion Irradiation Using He Single Ion Microprobe Technique; IEEE, Dec. 1996).
Amanze Emeka J.
Blakely , Sokoloff, Taylor & Zafman LLP
De'cady Albert
Intel Corporation
LandOfFree
Method for evaluating soft error immunity of CMOS circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for evaluating soft error immunity of CMOS circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for evaluating soft error immunity of CMOS circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2567372