Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2005-09-12
2009-12-15
Nguyen, Ha Tran T (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S765010
Reexamination Certificate
active
07633305
ABSTRACT:
The present invention is a method for evaluating a semiconductor wafer by measuring an electric characteristic of the semiconductor wafer by using a mercury electrode, wherein when the semiconductor wafer is held on a wafer chuck that the mercury electrode is formed in a holding surface of so that a side of a surface to be measured of the semiconductor wafer is set to a side of the wafer chuck, the semiconductor wafer is held on the wafer chuck whose diameter forming an outermost periphery of the holding surface is smaller than a diameter forming an outermost periphery of the surface to be measured of the semiconductor wafer, and then, the electric characteristic is measured by contacting the mercury electrode with the surface to be measured of the wafer, and an evaluation apparatus. Thereby, there can be provided an evaluation method and an evaluation apparatus for a semiconductor wafer by which when the semiconductor wafer is evaluated by measuring an electric characteristic thereof by using a mercury electrode, the semiconductor wafer can be high-precisely and effectively evaluated by setting a size of a holding surface of a wafer chuck to be smaller than that of a surface to be measured of the semiconductor wafer that is an object to be measured.
REFERENCES:
patent: 4360964 (1982-11-01), Gilly et al.
patent: 5036271 (1991-07-01), Mazur et al.
patent: 5585736 (1996-12-01), Hshieh et al.
patent: 6468816 (2002-10-01), Hunter
patent: 6469535 (2002-10-01), Egashira et al.
patent: 6492827 (2002-12-01), Mazur et al.
patent: 6915232 (2005-07-01), Kitajima et al.
patent: 2003/0042921 (2003-03-01), Hollman
patent: 2005/0151549 (2005-07-01), Okumura et al.
patent: 2005/0194990 (2005-09-01), Gothoskar et al.
patent: 2007/0018674 (2007-01-01), Cho et al.
patent: A 61-159748 (1986-07-01), None
patent: A 06-140478 (1994-05-01), None
patent: A 2000-068344 (2000-03-01), None
patent: A 2001-060676 (2001-03-01), None
patent: A 2001-244309 (2001-09-01), None
patent: A 2001-267384 (2001-09-01), None
patent: A 2002-176081 (2002-06-01), None
patent: A 2003-031633 (2003-01-01), None
patent: A 2003-100831 (2003-04-01), None
Cristoloveanu et al.; “A Review of the Pseudo-MOS Transistor in SOI Wafers: Operation, Parameter Extractions, and Applications;” IEEE Transactions on Electron Devices; vol. 47; No. 5; May 2000; pp. 1018-1027.
Hovel; “Si film electrical characterization in SOI substrates by the HgFET technique;” Solid-State Electronics; 2003; pp. 1-23.
Ohtsuki Tsuyoshi
Sato Hideki
Benitez Joshua
Nguyen Ha Tran T
Oliff & Berridg,e PLC
Shin-Etsu Handotai & Co., Ltd.
LandOfFree
Method for evaluating semiconductor wafer and apparatus for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for evaluating semiconductor wafer and apparatus for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for evaluating semiconductor wafer and apparatus for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4059966