Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Patent
1997-12-08
2000-01-11
Breneman, Bruce
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
438710, 438717, 438718, 438723, 438724, 438743, 438744, 216 37, 216 41, 216 47, 216 67, 216 72, 216 74, H01L 2144
Patent
active
060135824
ABSTRACT:
The present disclosure pertains to a method for plasma etching a semiconductor patterning stack. The patterning stack includes at least one layer comprising either a dielectric-comprising antireflective material or an oxygen-comprising material. In many instances the dielectric-comprising antireflective material will be an oxygen-comprising material, but it need not be limited to such materials. In one preferred embodiment of the method, the chemistry enables the plasma etching of both a layer of the dielectric-comprising antireflective material or oxygen-comprising material and an adjacent or underlying layer of material. In another preferred embodiment of the method, the layer of dielectric-comprising antireflective material or oxygen-comprising material is etched using one chemistry, while the adjacent or underlying layer is etched using another chemistry, but in the same process chamber. Of particular interest is silicon oxynitride, an oxygen-comprising material which functions as an antireflective material. A preferred embodiment of the method provides for the use of a source of carbon and an appropriate halogen-comprising plasma, to achieve selective etch of one oxygen-containing material compared with another material which contains a more limited amount of oxygen.
REFERENCES:
patent: 4758305 (1988-07-01), Bonifield
patent: 5034348 (1991-07-01), Hartswick et al.
patent: 5186718 (1993-02-01), Tepman et al.
patent: 5269879 (1993-12-01), Rhoades et al.
patent: 5310626 (1994-05-01), Fernades et al.
patent: 5350488 (1994-09-01), Webb
patent: 5441914 (1995-08-01), Taft et al.
patent: 5468656 (1995-11-01), Shieh et al.
patent: 5472829 (1995-12-01), Ogawa
patent: 5482817 (1996-01-01), Dichiara et al.
patent: 5514247 (1996-05-01), Shan et al.
patent: 5525542 (1996-06-01), Maniar et al.
patent: 5539249 (1996-07-01), Roman et al.
patent: 5633210 (1997-05-01), Yang et al.
patent: 5635338 (1997-06-01), Joshi et al.
patent: 5639687 (1997-06-01), Roman et al.
patent: 5710067 (1998-01-01), Foote et al.
patent: 5710073 (1998-01-01), Jeng et al.
patent: 5733712 (1998-03-01), Tanaka et al.
patent: 5767018 (1998-06-01), Bell
Y. Ye et al., "0.35-Micron and Sub-0.35-Micron Metal Stack Etch in a DPS Chamber--DPS Chamber and Process Characterization", Electrochemical Society Proceedings, vol. 96-12, pp. 223-233, 1996.
S. Arai et al., "Deposition in Dry-Etching Gas Plasmas", Jap. J. Appl. Phys., Part 1, vol. 31, pp. 2011-2019 (1992).
Wei W. Lee et al., "Fabrication of 0.06 .mu.m Poly-Si Gate Using DUV Lithography With a Designed Si.sub.x O.sub.y N.sub.x Film as an ARC and Hardmask", 1997 Symposium on VLSI Technology Digest of Technical papers, pp. 131-132.
International Search Report dated Mar. 29, 1999, in PCT Application No. PCT/US98/25817, filed Dec. 4, 1998.
Ionov Pavel
Kim Sung Ho
Li Dean
Applied Materials Inc.
Breneman Bruce
Church Shirley
Olsen Allan
LandOfFree
Method for etching silicon oxynitride and inorganic antireflecti does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for etching silicon oxynitride and inorganic antireflecti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for etching silicon oxynitride and inorganic antireflecti will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1462155