Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1997-09-05
2000-08-15
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
716 11, G06F 1750
Patent
active
061029629
ABSTRACT:
A method for improving the accuracy of quiescent current estimation for integrated circuits. When used with a CMOS process, the method involves selecting transistors having a polysilicon gate length corresponding to the minimum length permitted by process design rules. For each of the selected transistors, the intersection of the width of the polysilicon gate and the active area of the transistor is calculated. The widths of all of the selected minimum length devices are summed to generate a total width dimension value. The total width dimension value is multiplied by a predetermined quiescent current per unit width conversion value to produce an estimate of the quiescent current drawn by the integrated circuit. In an alternate embodiment of the invention, the total width dimension value is multiplied by a range of predetermined quiescent/leakage current per unit width values representing a range of testing conditions and temperatures. The method of the invention can be implemented as a stand-alone software routine or integrated within a design verification or test pattern generation tool. The accuracy of quiescent current estimation provided by the invention permits realistic test values to be established, thereby enhancing both quality and yield of semiconductor processes.
REFERENCES:
patent: 4737732 (1988-04-01), Westwick
patent: 5025344 (1991-06-01), Maly et al.
patent: 5392293 (1995-02-01), Hsue
patent: 5530612 (1996-06-01), Maloney
patent: 5532174 (1996-07-01), Corrigan
patent: 5610832 (1997-03-01), Wikle et al.
patent: 5644251 (1997-07-01), Colwell et al.
patent: 5670890 (1997-09-01), Colwell et al.
patent: 5856749 (1999-01-01), Wu
patent: 5889408 (1999-03-01), Miller
Ferre et al "On Estimating Bounds of the Quiescent Current for IDDQ Testing," IEEE, Apr. 1996, pp. 106-111.
Vargas et al "Quiescent Current Estimation Based on Quality Requirements," IEEE, 1993, pp. 33-39.
Champac et al "Analysis of Teh Floating Gate Defect in COMOS," IEEE, Oct. 1993, pp. 101-108.
Manhaeve et al "An Off-Chip IDDQ Current Measurement Unit for Telecommunication ASICs," IEEE, 1994, pp. 203-212.
Chen et al "Gate-to-Channel Shorts in BiCMOS Logic Gates," IEEE, Apr. 1994, pp. 440-445.
IBM Microelectronics, Defect Localization--Fault Isolation, at http://www.chips.ibm.com/services/asg/capabilities/asweb07.html, 10 pages, (No date).
IBM Microelectronics, Enhance VLSI functional failure analysis with IDDQ current measurements, at http://www.chips.ibm.com/services/asg/appnotes/app01.html, 3 pages, (No date).
Graef Stefan
Sugasawara Emery O.
Lintz Paul R.
LSI Logic Corporation
Siek Vuthe
LandOfFree
Method for estimating quiescent current in integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for estimating quiescent current in integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for estimating quiescent current in integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2002043