Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Reexamination Certificate
2000-01-07
2001-05-22
Pham, Long (Department: 2823)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Total dielectric isolation
C438S423000, C438S526000, C438S528000, C438S516000
Reexamination Certificate
active
06235607
ABSTRACT:
TECHNICAL FIELD
The present invention relates to the fabrication of semiconductor devices, and more particularly to isolating components in SOI devices.
BACKGROUND OF THE INVENTION
Semiconductor chips are used in many applications, including as integrated circuits and as flash memory for hand held computing devices, wireless telephones, and digital cameras. Regardless of the application, it is desirable that a semiconductor chip hold as many circuits or memory cells as possible per unit area. In this way, the size, weight, and energy consumption of devices that use semiconductor chips advantageously is minimized, while nevertheless improving the memory capacity and computing power of the devices. Moreover, it is desirable that the devices operate at very fast speeds.
Among the things that can limit the speed with which semiconductor devices operate is extraneous capacitances in the devices. More specifically, undesired electrical capacitance can arise from the portions of the source and drain regions that overlap the gate region, as well as from the source and drain junctions. To limit junction depth and, hence, to decrease junction capacitance, so-called “silicon on insulator”, or “SOI”, technology, can be used in which a layer of oxide is buried in the silicon substrate to act as a stop to dopant diffusion (and, hence, to act as a stop to source/drain junction depth).
To isolate adjacent components on a semiconductor device, isolation regions are formed in the substrate between the components. In the context of SOI devices, the isolation regions are formed prior to source/drain dopant implantation by forming trenches down to the buried oxide layer and then filling the trenches with dielectric. As understood by the present invention, however, because the depth at which buried oxide layers are typically formed in a substrate can be as close as 1000 Å to the surface of the substrate to limit junction capacitance, at such a depth the isolation trenches can be insufficiently deep to adequately isolate adjacent device components from each other. With the above shortcomings in mind, the present invention makes the critical observation that it is possible to limit the depth of the source/drain junctions in semiconductor devices (and, hence, decrease the junction capacitances) using shallow buried oxide layers, while nevertheless forming isolation regions between adjacent components that are sufficiently deep to adequately isolate the components from each other.
BRIEF SUMMARY OF THE INVENTION
A method for making an SOI semiconductor device includes implanting Oxygen and/or Nitrogen into the substrate in intended isolation regions. The method also includes heating the substrate to cause the Oxygen and/or Nitrogen to diffuse and interact with the substrate to establish isolation regions, such that the isolation regions extend from the surface of the substrate to below the buried oxide layer of the SOI device. After forming the isolation regions, source and drain regions can be conventionally formed.
In a preferred embodiment, the heating act includes annealing the substrate. In this embodiment, to promote a uniform Oxygen concentration in the isolation regions, the Oxygen can be implanted using an implantation energy that increases over time. Or, the substrate can be annealed in an oxygenated ambient atmosphere to replenish the Oxygen concentration near the surface of the substrate as the Oxygen diffuses into the substrate, to promote a uniform Oxygen concentration in the isolation regions. In still another embodiment, instead of annealing the substrate after Oxygen implantation, the substrate can be oxidized to promote a uniform Oxygen concentration in the isolation regions.
In another aspect, an SOI semiconductor device includes a substrate and plural component isolation regions formed in the substrate. The isolation regions include Silicon and at least one of: Oxygen, and Nitrogen.
In still another aspect, a method for making an SOI semiconductor includes providing a semiconductor substrate that defines a surface and that has a buried oxide layer, and then establishing component isolation regions in the substrate which extend from the surface to below the buried oxide layer.
Other features of the present invention are disclosed or apparent in the section entitled “DETAILED DESCRIPTION OF THE INVENTION”.
REFERENCES:
patent: 5196355 (1993-03-01), Wittkower et al.
patent: 5346841 (1994-09-01), Yajima
patent: 5443661 (1995-08-01), Ogura et al.
patent: 5508211 (1996-04-01), Yee et al.
patent: 5723896 (1998-03-01), Yee et al.
patent: 5918136 (1999-06-01), Nakashima et al.
patent: 5972847 (1999-10-01), Feestra et al.
patent: 6057214 (2000-05-01), Joyner
patent: 6074929 (2000-06-01), Thomas
patent: 6111293 (2000-08-01), Liao
Advanced Micro Devices , Inc.
LaRiviere Grubman & Payne, LLP
Pham Long
LandOfFree
Method for establishing component isolation regions in SOI... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for establishing component isolation regions in SOI..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for establishing component isolation regions in SOI... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2548172