Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
1998-10-05
2001-03-20
Nelms, David (Department: 2818)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185290, C365S218000
Reexamination Certificate
active
06205059
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to the art of microelectronic integrated circuits, and more specifically to a method for erasing a flash Electrically Erasable Programmable Read-Only Memory (EEPROM).
2. Description of the Related Art
A microelectronic flash or block erase Electrically Erasable Programmable Read-Only Memory (Flash EEPROM) includes an array of cells which can be independently programmed and read. The size of each cell and thereby the memory are made small by omitting select transistors which would enable the cells to be erased independently. All of the cells are erased together as a block.
A memory of this type includes individual Metal-Oxide-Semiconductor (MOS) field effect transistor memory cells, each of which includes a source, drain, floating gate and control gate to which various voltages are applied to program the cell with a binary 1 or 0, or erase all of the cells as a block.
The cells are connected in a rectangular array of rows and columns, with the control gates of the cells in a row being connected to a respective wordline and the drains of the cells in a column being connected to a respective bitline. The sources of the cells are connected together. This arrangement is known as a NOR memory configuration.
A cell is programmed by applying, typically, 9 V to the control gate, 5 V to the drain and grounding the source, which causes hot electrons to be injected from the drain depletion region into the floating gate. Upon removal of the programming voltages, the injected electrons are trapped in the floating gate and create a negative charge therein which increases the threshold voltage of the cell to a value in excess of approximately 4 V.
The cell is read by applying typically 5 V to the control gate, 1 V to the bitline to which the drain is connected, grounding the source, and sensing the bitline current. If the cell is programmed and the threshold voltage is relatively high (4 V), the bitline current will be zero or at least relatively low. If the cell is not programmed or erased, the threshold voltage will be relatively low (2 V), the control gate voltage will enhance the channel, and the bitline current will be relatively high.
A cell can be erased in several ways. In one arrangement, a cell is erased by applying typically 12 V to the source, grounding the control gate and allowing the drain to float. This causes the electrons which were injected into the floating gate during programming to be removed by Fowler-Nordheim tunneling from the floating gate through the thin tunnel oxide layer to the source. Alternatively, a cell can be erased by applying a negative voltage on the order of −10 V to the control gate, applying 5 V to the source and allowing the drain to float.
A problem with the conventional flash EEPROM cell arrangement is that due to manufacturing tolerances, some cells become over-erased before other cells become erased sufficiently. The floating gates of the over-erased cells are depleted of electrons and become positively charged. This causes the over-erased cells to function as depletion mode transistors which cannot be turned off by normal operating voltages applied to their control gates, and introduces leakage during subsequent program and read operations.
More specifically, during program and read operations only one wordline which is connected to the control gates of a row of cells is held high at a time, while the other wordlines are grounded. However, a positive voltage is applied to the drains of all of the cells. If the threshold voltage of an unselected cell is zero or negative, leakage current will flow through the source, channel and drain of the cell.
This undesirable effect is illustrated in FIG.
1
. The drains of a column of floating gate cell transistors T
0
to T
m
are connected to a bitline BL, which is itself connected to a bitline driver
1
. The sources of the transistors T
0
to T
m
are typically connected to ground. One of the transistors T
0 to T
m
is selected for a program or read operation by applying a positive voltage, e.g. 5 V, to its control gate which turns on the transistor. The control gates of the unselected transistors are connected to ground.
As viewed in
FIG. 1
, 5 V is applied to the transistor T
1
which turns it on. A current I
1
flows through the transistor T
1
from ground through its source, channel (not shown) and drain and through the bitline BL to the driver
1
. Ideally, the bitline current I
BL
should be equal to I
1
.
However, if one or more of the unselected transistors, e.g. the transistor T
2
as illustrated in
FIG. 1
, is overerased, its threshold voltage will be zero or negative, and background leakage current will flow through the transistor T
2
as indicated at I
2
. The bitline current I
BL
is now no longer equal to I
1
, but is equal to the sum of I
1
and the background leakage current I
2
.
In a typical flash EEPROM, the drains of a large number, for example 512, transistor cells such as illustrated in
FIG. 1
are connected to each bitline (column). If a substantial number of cells on the bitline are drawing background leakage current, the total leakage current on the bitline can exceed the cell read current. This makes it impossible to read the state of a cell on the bitline and renders the memory inoperative.
FIG. 2
illustrates how the threshold voltages of the cells or bits in a flash EEPROM can differ substantially from each other following an erase operation as shown by a solid line curve which represents the numbers of cells having particular values of threshold voltage V
T
. It will be seen that the least erased cells will have a relatively high threshold voltage V
T
MAX, whereas the most overerased cells will have a low threshold voltage which is below a minimum acceptable value V
T
MIN that can be negative. The characteristic illustrated in
FIG. 2
is known as the threshold voltage distribution.
FIG. 3
illustrates how the background leakage current of a cell varies as a function of threshold voltage. The lower (more negative) the threshold voltage, the higher the leakage current. It is therefore desirable to prevent cells from being overerased and reduce the threshold voltage distribution to as low a range as possible, with ideally all cells having the same high threshold voltage after erase on the order of 2 V.
It is known in the art to reduce the threshold voltage distribution by performing an overerase correction operation which reprograms the most overerased cells to a higher threshold voltage. This operation will result in the threshold voltage curve being altered to the shape indicated by broken line in
FIG. 2
in which the threshold voltages of all of the cells are above the minimum acceptable value V
T
MIN. An overerase correction operation of this type is generally known as Automatic Programming Disturb (APD).
An APD method which is referred to as Automatic Programming Disturb Erase (APDE) is disclosed in U.S. Pat. No. 5,642,311, entitled “OVERERASE CORRECTION FOR FLASH MEMORY WHICH LIMITS OVERERASE AND PREVENTS ERASE VERIFY ERRORS”, issued Jun. 24, 1997 to Lee Cleveland. The method includes sensing for overerased cells and applying programming pulses thereto which bring their threshold voltages back up to acceptable values.
It is common in the art to organize the individual cells of a flash EEPROM into a plurality of banks or sectors. A typical EEPROM will comprise, for example, 8 sectors, each of which includes 512K memory cells. A considerable saving of time would be achieved if the sectors could be erased in parallel. However, the current erase and APDE methodology does not allow multi-sector erase of NOR type flash EEPROMs since it results in a wider erased threshold distribution compared to single sector erase. This is exacerbated if the sectors being erased have vastly different cycling histories. If the sectors are erased sequentially, the erase time is multiplied as more sectors need erase.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide
Bill Colin S.
Gutala Ravi P.
Su Jonathan S.
Advanced Micro Devices
Alexander David G.
Arter & Hadden LLP
Le Thong
Nelms David
LandOfFree
Method for erasing flash electrically erasable programmable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for erasing flash electrically erasable programmable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for erasing flash electrically erasable programmable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2534854