Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1995-05-08
1997-09-02
Teska, Kevin J.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
39580041, 711207, G06F 1210
Patent
active
056641591
ABSTRACT:
A single breakpoint address register on a CPU is shared to emulate a plurality of breakpoint registers. A plurality of breakpoints are stored in an emulation area of main memory. One of these breakpoints is loaded into the single breakpoint register on the CPU. When a translation-lookaside buffer (TLB) on the CPU detects a page miss, a page miss handler activates a debug processing routine to determine if the faulting page contains one of the breakpoints. If the faulting page does contain a breakpoint, then this breakpoint is written to the single breakpoint register on the CPU. Any page in TLB is invalidated if it contained the old breakpoint that was overwritten by the new breakpoint in the single breakpoint register. Thus only one breakpoint can have a page translation in the TLB at any time, and the breakpoints are swapped in and out of single breakpoint register when the TLB entries are swapped. A TLB invalidate entry instruction finds the old breakpoint's TLB entry and invalidates it. When multiple breakpoints exist on a single page, then that page is divided into partial pages, with each partial page having just one breakpoint. The TLB entries contain upper and lower bounds fields to identify the extent of the partial page. A bit in the condition register is set when multiple breakpoints exist on the same page.
REFERENCES:
patent: 4675646 (1987-06-01), Lauer
patent: 5239642 (1993-08-01), Guiterrez et al.
patent: 5249278 (1993-09-01), Krauskopf
patent: 5371894 (1994-12-01), DiBrino
patent: 5440710 (1995-08-01), Richter et al.
patent: 5530822 (1996-06-01), Beavers
patent: 5535351 (1996-07-01), Peng
patent: 5560013 (1996-09-01), Scalzi et al.
patent: 5560035 (1996-09-01), Garg et al.
Blomgren James S.
Richter David E.
Auvinen Stuart T.
Exponential Technology Inc.
Roberts Andrew S.
Teska Kevin J.
LandOfFree
Method for emulating multiple debug breakpoints by page partitio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for emulating multiple debug breakpoints by page partitio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for emulating multiple debug breakpoints by page partitio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-316162