Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2000-12-08
2004-06-01
Iqbal, Nadeem (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S003000, C714S006130, C714S010000, C714S011000, C714S017000, C714S020000, C714S021000, C714S023000, C714S038110, C714S053000, C714S054000, C712S228000, C712S244000
Reexamination Certificate
active
06745346
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to highly reliable processor implementations and architectures, and in particular, to processor implementations and architectures that rely on an operating system (OS) for error recovery.
BACKGROUND
All semiconductor integrated circuits, including microprocessors, are subject to soft errors, which are caused by alpha particle bombardment and gamma ray radiation. If left undetected, these soft errors can cause data corruption, leading to undefined behaviors in computer systems. To combat problems caused by these soft errors, many microprocessors today use parity or Error Correcting Code (ECC) check bits to protect the critical memory structures inside the chips. While parity protection allows soft errors to be detected only, ECC can both detect and correct the errors, however, the correction hardware is often expensive in terms of the silicon area that it consumes and the timing impact that it has on the final operation frequency of the processor. For this reason, this extra correction hardware is often not implemented. Alternatively, many hardware implementations have used a hybrid scheme in which more performance sensitive errors have been corrected fully in the hardware while less performance sensitive ones have been handled in software. So, with both parity and ECC protection schemes, there is a desire to implement an efficient software error correction scheme.
In a typical software error correction scheme, whenever a soft error is detected by the hardware, execution control is transferred to an error handler. The error handler can then terminate the offending process (or processes) to contain the error and minimize its impact. After the error is handled by the error handler, the terminated process (or processes) can be restarted. In this way, since only the offending process (or processes) is (are) affected, the system remains intact.
REFERENCES:
patent: 4538265 (1985-08-01), Day et al.
patent: 5790804 (1998-08-01), Osborne
patent: 6247118 (2001-06-01), Zumkehr et al.
“Microsoft Computer Dictionary.” 2002. Microsoft Press. Fifth Edition. P. 121.
Mallick Asit K.
O'Donnell Amy L.
Quach Nhon T.
Yamada Koichi
Euripidou Christopher M
Kenyon & Kenyon
LandOfFree
Method for efficiently identifying errant processes in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for efficiently identifying errant processes in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for efficiently identifying errant processes in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3306618