Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1995-12-08
1998-06-09
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711142, 711143, 711144, 711145, G06F 930
Patent
active
057651957
ABSTRACT:
A mechanism for distributing interrupts to processors within a multi-processing system including a cache memory corresponding to each processor, a main memory, a bus structure connecting the processors and their associated cache memories with the main memory, and a cache coherency mechanism to maintain data consistency between the cache memories and the main memory. An address within the main memory is assigned to each processor within the system, the assigned address being associated with an interrupt for the processor to which it is assigned. For each processor, a copy of the contents of its assigned address is thereafter read into its corresponding cache memory. Thereafter when a cache coherency operation to update the contents or status of the cache memory address occurs, a comparison is made between the cache memory address presented to the cache memory through the system bus structure and a stored interrupt base address. An interrupt signal for the processor is generated when the comparison determines a match between the cache memory address presented to the cache memory through the system bus structure and a stored interrupt base address.
REFERENCES:
patent: 4313158 (1982-01-01), Porter et al.
patent: 4426681 (1984-01-01), Bacot et al.
patent: 4783736 (1988-11-01), Ziegler et al.
patent: 4839800 (1989-06-01), Barlow et al.
patent: 4907149 (1990-03-01), Gula et al.
patent: 4912632 (1990-03-01), Gach et al.
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5269005 (1993-12-01), Heil et al.
patent: 5282272 (1994-01-01), Guy et al.
patent: 5283904 (1994-02-01), Carson et al.
patent: 5353415 (1994-10-01), Wolford et al.
Chan Eddie P.
NCR Corporation
Nguyen Than V.
Stover James M.
LandOfFree
Method for distributing interprocessor interrupt requests via ca does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for distributing interprocessor interrupt requests via ca, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for distributing interprocessor interrupt requests via ca will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2216357