Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1998-01-29
2000-06-06
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711141, 711142, 711143, 711144, G06F 1208
Patent
active
060732172
ABSTRACT:
A core snoop buffer apparatus is provide which stores addresses of pages from which instructions have been fetched but not yet retired (i.e. the instructions are outstanding within the instruction processing pipeline). Addresses corresponding to memory locations being modified are compared to the addresses stored in the core snoop buffer on a page basis. If a match is detected, then instructions are flushed from the instruction processing pipeline and refetched. In this manner, the instructions executed to the point of modifying registers or memory are correct in self-modifying code or multiprocessor environments. Instructions may be speculatively fetched and executed while retaining coherency with respect to changes to memory. The number of pages from which instructions are concurrently outstanding within the microprocessor are typically small compared to the number of cache lines outstanding or the number of instructions outstanding. Therefore, a relatively small hardware structure may be employed to perform the instruction coherency functionality.
REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5276828 (1994-01-01), Dion
patent: 5652859 (1997-07-01), Mulla et al.
patent: 5742791 (1998-04-01), Mahalingaiah et al.
Slater, M., "AMD's Microprocessor K5 designed to Outrun Pentium" (Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Rupley, et al, "P6: The Next Step?" PC Magazine, Sep. 12, 1995, 16 pages.
Halfhill, "AMD K6 Takes on Intel P6, " BYTE Magazine, Jan. 1996, 4 pages.
Mahalingaiah Rupaka
Zuraski, Jr. Gerald D.
Advanced Micro Devices
Chan Eddie P.
Kivlin B. Noel
Merkel Lawrence J.
Nguyen Than
LandOfFree
Method for detecting updates to instructions which are within an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for detecting updates to instructions which are within an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for detecting updates to instructions which are within an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2223920