Method for designing semiconductor circuit

Details Method for designing semiconductor circuit Method for designing semiconductor circuit

2005-08-23

2005-08-23

Smith, Matthew (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06934925

ABSTRACT:
This invention provides a method for designing a semiconductor circuit which comprises a macro design step for designing plural macros in which plural cells are internally connected and a whole circuit design step for configuring plural macros and designing external wirings. The macro design step secures beforehand internal wiring prohibiting regions which enable to wire external wirings vertically and horizontally across the macro, and buffer allocable regions which allocate buffers as repeaters for the external wirings. The whole circuit design step enables to wire external wirings across the macro by passing through the internal wiring prohibiting regions of the macro and to configure the buffers as repeaters which are connected with the external wirings inside the buffer allocable regions of the macro.

REFERENCES:
patent: 5378904 (1995-01-01), Suzuki et al.
patent: 6629300 (2003-09-01), Otake
patent: 2002/0010901 (2002-01-01), Otaguro
NN85057188, “One-Dimensional Transistor Arrays for Logic Circuits With Fixed Incidence Structure”, IBM Technical Disclosure Bulletin, May 1985, vol. 27, No. 12, pp. 7188-7192 (6 pages).
Zhou et al., “Simultaneous routing and buffer insertion with restrictions on buffer locations”, 36th Proceddings of Design Automation Conference, Jun. 21, 1999, pp. 96-99.
Venkatesan et al., “Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI)”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 9, No. 6, Dec. 2001, pp. 899-912.
Zhou et al., “Simultaneous routing and buffer insertion with restrictions on buffer locations”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, No. 7, pp. 819-824.
Yoshikawa et al., “Optical interconnection as an IP macro of a CMOS library”, Hot Interconnects 9, Aug. 22, 2001, pp. 31-35.
Venkatesan et al., “Optimal repeater insertion for n-tier multilevel interconnect architectures”, Proceedings of the IEEE 2000 International Interconnect Technology Conference, Jun. 5, 2000, pp. 132-134.
Venkatesan et al., “Minimum power and area n-tier multilevel interconnect architectures using optimal repeater insertion”, Proceedings of the 2000 International Symposium on Low Power Electronics and Design, Jul. 26, 2000, pp. 167-172.

Affiliated with

Also associated with

Rating

Method for designing semiconductor circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for designing semiconductor circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for designing semiconductor circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3453929