Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1997-12-04
2000-07-11
Weinhardt, Robert A.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
716 10, 716 16, G06F 300
Patent
active
060866292
ABSTRACT:
A method of computer aided design of coarse grain FPGA's by employing a library of selected primitive cells, defining the connection classes useful in the FPGA design, and assigning appropriate connection classes to the inputs and outputs of the respective primitive cells. The primitive cells and defined interconnections used therein have accurately established timing and power parameters thereby enabling more accurate assessments of static timing and power consumption for the entire FPGA design. Moreover, the method of the present invention results in placement directives which then serve as connection criteria in carrying out subsequent place and route algorithms. One such placement directive is implemented as a "local output" (LO) of some of the primitive cells which implies that that particular output must be connected to another primitive cell input within the local configurable logic block (CLB). Another such placement directive is obtained by using a plurality of virtual buffers. They're referred to as virtual buffers because they serve only a design function and do not actually exist in a CLB. The virtual buffers provide placement directives such as to connect a primitive cell output to another CLB input within some prescribed geographical limit such as within 4 or 6 CLBs of the one in which the buffer is "located".
REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 5113352 (1992-05-01), Finnerty
patent: 5422833 (1995-06-01), Kelem et al.
patent: 5475830 (1995-12-01), Chen et al.
patent: 5499192 (1996-03-01), Knapp et al.
patent: 5544066 (1996-08-01), Rostoker et al.
Ramachandran, L., Vahid, F., Narayan, S., and Gajski, D. D., "Semantics and Synthesis of Signals in Behavioral VHDL", Proceedings of the Conference on European Design Automation, Aug. 1992, pp. 616-621.
Dutt et al, "Bridging High-Level Synthesis to RTL Technology Libraries," 28th ACM/IEEE Design Automation Conference, 1991, pp. 526-529.
Rudell, "Tutorial: Design of a Logic Synthesis System," 33rd Design Automation Conference, 1996.
Alexander et al, "New Performance-Driven FPGA Routing Algorithms," 32nd ACM/IEEE Design Automation Conference, 1995.
Kim et al, "A Performance-Driven Logic Emulation System: FPGA Network Design and Performance-Driven Partitioning,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, No. 5, pp. 560-568, May 1996.
Chowdhary et al., "Detailed Routing of Multi-Terminal Nets in FPGAs," 7th International Conference on VLSI Design, pp. 237-242, Jan. 1994.
Frankle, "Iterative and Adaptive Slack Allocation for Performance-driven Layout and FPGA Routing," 29th ACM/IEEE Design Automation Conference, pp. 536-542, 1992.
Lee et al, "A Performance and Routability Driven Router for FPGAs Considering Path Delays," 32nd ACM/IEEE Design Automation Conference, 1995.
Lin et al, "Scheduling Techniques for Variable Voltage Low Power Designs," ACM Transactions on Design Automation of Electronic Systems, vol. 2, No. 2, pp. 81-97, Apr. 1997.
Goetting F. Erich
McGettigan Edward S.
Tran Jennifer T.
Joyce Margaret M.
Tachner, Esq. Adam H.
Weinhardt Robert A.
Xilinx , Inc.
Young Edel M.
LandOfFree
Method for design implementation of routing in an FPGA using pla does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for design implementation of routing in an FPGA using pla, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for design implementation of routing in an FPGA using pla will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-537577