Patent
1994-02-14
1997-02-11
Harvey, Jack B.
395449, 395471, 395460, 395450, G06F 1200, G06F 1212
Patent
active
056030045
ABSTRACT:
A cache system buffers data stored in a main memory and utilized by a processor. The cache system includes a first cache, a second cache, a first transfer channel, a second transfer channel and a third transfer channel. The first cache is fully associative. The second cache is directly mapped. The first transfer channel transfers data lines from the main memory to the first cache. The second transfer channel transfers data lines from the first cache to the second cache. The third transfer channel transfers data lines from the second cache to the main memory. Accesses of data lines from the first cache and the second cache are performed in parallel.
REFERENCES:
patent: 4774654 (1988-09-01), Pomerene et al.
patent: 4928239 (1990-05-01), Baum et al.
patent: 5058006 (1991-10-01), Durdan et al.
patent: 5146578 (1992-09-01), Zangenehpour
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5307477 (1994-04-01), Taylor et al.
patent: 5317718 (1994-05-01), Jouppi et al.
patent: 5327547 (1994-07-01), Stiles et al.
patent: 5369753 (1994-11-01), Tipley
David A. Patterson, John L. Hennessy, Computer Architecture A Quantitative Approach, Morgan Kauffman Publishers, Inc., San Mateo, California, 1990, pp. 404-423, 453-464.
Norman P. Jouppi, Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers, Proceedings 17th ISCA, May 1990, pp. 364-373, Seattle, WA.
Bryg William R.
Buckley Michael A.
Delano Eric
Kurpanek Gordon
Etienne Ario
Harvey Jack B.
Hewlett--Packard Company
LandOfFree
Method for decreasing time penalty resulting from a cache miss i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for decreasing time penalty resulting from a cache miss i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for decreasing time penalty resulting from a cache miss i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-350048