Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
1998-04-28
2002-04-30
Beausoleil, Robert (Department: 2184)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
06381708
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to the use of partially defective memory chips or memory arrays. More particularly, the present invention relates to the use of a partially defective memory array to create a non-defective memory array.
BACKGROUND AND SUMMARY OF THE DISCLOSURE
As is well known in the art, during the production of monolithic memory devices from silicon wafers, memory storage cells can become defective and unreliable. These defective cells can be the result of a number of causes, such as impurities introduced in the process of manufacturing the monolithic memory device from the silicon wafer, or localized imperfections in the silicon substrate itself.
Often, while some memory cells in a particular memory array are defective, many other cells on the same memory array are not defective, and will work reliably and accurately. In addition, it is often the case that the defective cells are localized and confined to particular regions within the memory array. The remaining, non-defective regions, however, can be relied upon to provide a consistent and accurate representation of the information in the storage cell. What is needed, therefore, is a system or method for salvaging non-defective portions of memory arrays, even where the non-defective portions are not localized to any particular outputs on the memory module or memory array. Such a system preferably works transparently to the memory controller and is compatible with existing systems.
SUMMARY OF INVENTION
The present invention relates to techniques for salvaging non-defective portions of a memory array or memory module. In one embodiment of the present invention, the present invention relates to a method comprising the acts of: receiving an address from a processor; dividing the address into a row portion and a column portion; and modifying the address to preclude access to defective memory.
In another embodiment of the present invention, the present invention relates to a method of performing an operation on memory having defective memory cells comprising the acts of: receiving an address from a host bus; converting the address into a row address and a column address; and modifying the row address so that the defective cells in the memory are not addressed by the row address and the column address.
Additional embodiments and features, and the nature of the present invention may be more clearly understood by reference to the following detailed description of the invention, the appended claims, and to the several drawings herein:
REFERENCES:
patent: 3444526 (1969-05-01), Fletcher
patent: 3681757 (1972-08-01), Allen et al.
patent: 3714637 (1973-01-01), Beausoleil
patent: 3715735 (1973-02-01), Moss
patent: 3735368 (1973-05-01), Beausoleil
patent: 3772652 (1973-11-01), Hilberg
patent: 3781826 (1973-12-01), Beausoleil
patent: 3800294 (1974-03-01), Lawlor
patent: 3845476 (1974-10-01), Boehm
patent: 4355376 (1982-10-01), Gould
patent: 4376300 (1983-03-01), Tsang
patent: 4404647 (1983-09-01), Jones et al.
patent: 4450560 (1984-05-01), Conner
patent: 4475194 (1984-10-01), LaVallee et al.
patent: 4479214 (1984-10-01), Ryan
patent: 4493075 (1985-01-01), Anderson et al.
patent: 4527251 (1985-07-01), Nibby, Jr. et al.
patent: 4646299 (1987-02-01), Schinabeck et al.
patent: 4807191 (1989-02-01), Flannagan
patent: 4837747 (1989-06-01), Dosaka et al.
patent: 4876685 (1989-10-01), Rich
patent: 4881200 (1989-11-01), Urai
patent: 4908798 (1990-03-01), Urai
patent: 4918662 (1990-04-01), Kondo
patent: 4935899 (1990-06-01), Morigami
patent: 4992984 (1991-02-01), Busch et al.
patent: 5051994 (1991-09-01), Bluethman et al.
patent: 5060197 (1991-10-01), Park et al.
patent: 5124948 (1992-06-01), Takizawa et al.
patent: 5126973 (1992-06-01), Gallia et al.
patent: 5134584 (1992-07-01), Boler et al.
patent: 5200959 (1993-04-01), Gross et al.
patent: 5208775 (1993-05-01), Lee
patent: 5233614 (1993-08-01), Singh
patent: 5243570 (1993-09-01), Saruwatari
patent: 5251174 (1993-10-01), Hwang
patent: 5268866 (1993-12-01), Feng et al.
patent: 5270974 (1993-12-01), Reddy
patent: 5270976 (1993-12-01), Tran
patent: 5315552 (1994-05-01), Yoneda
patent: 5327380 (1994-07-01), Kersh, III et al.
patent: 5331188 (1994-07-01), Acovic et al.
patent: 5332922 (1994-07-01), Oguchi et al.
patent: 5337277 (1994-08-01), Jang
patent: 5349556 (1994-09-01), Lee
patent: 5371866 (1994-12-01), Cady
patent: 5379415 (1995-01-01), Papenberg et al.
patent: 5390129 (1995-02-01), Rhodes
patent: 5392247 (1995-02-01), Fujita
patent: 5400263 (1995-03-01), Rohrbaugh et al.
patent: 5400342 (1995-03-01), Matsumura et al.
patent: 5406565 (1995-04-01), MacDonald
patent: 5410545 (1995-04-01), Porter et al.
patent: 5424989 (1995-06-01), Hagiwara et al.
patent: 5434792 (1995-07-01), Saka et al.
patent: 5465234 (1995-11-01), Hannai
patent: 5469390 (1995-11-01), Sasaki et al.
patent: 5475648 (1995-12-01), Fujiwara
patent: 5475695 (1995-12-01), Caywood et al.
patent: 5491664 (1996-02-01), Phelan
patent: 5497381 (1996-03-01), O'Donoghue et al.
patent: 5502333 (1996-03-01), Bertin et al.
patent: 5513135 (1996-04-01), Dell et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5528553 (1996-06-01), Saxena
patent: 5535328 (1996-07-01), Harari et al.
patent: 5538115 (1996-07-01), Koch
patent: 5539697 (1996-07-01), Kim et al.
patent: 5544106 (1996-08-01), Koike
patent: 5548553 (1996-08-01), Cooper et al.
patent: 5553231 (1996-09-01), Papenberg et al.
patent: 5576999 (1996-11-01), Kim et al.
patent: 5588115 (1996-12-01), Augarten
patent: 5600258 (1997-02-01), Graham et al.
patent: 5602987 (1997-02-01), Harai et al.
patent: 5631868 (1997-05-01), Termullo, Jr. et al.
patent: 5633826 (1997-05-01), Tsukada
patent: 5636173 (1997-06-01), Schaefer
patent: 5654204 (1997-08-01), Anderson
patent: 5668763 (1997-09-01), Fujioka et al.
patent: 5717694 (1998-02-01), Ohsawa
patent: 5734621 (1998-03-01), Ito
patent: 5745673 (1998-04-01), Di Zenzo et al.
patent: 5754753 (1998-05-01), Smelser
patent: 5758056 (1998-05-01), Barr
patent: 5768173 (1998-06-01), Seo et al.
patent: 5798962 (1998-08-01), Di Zenzo et al.
patent: 5841710 (1998-11-01), Larsen et al.
patent: 5862314 (1999-01-01), Jeddeloh
patent: 5896346 (1999-04-01), Dell et al.
patent: 5913020 (1999-06-01), Rohwer
patent: 5920512 (1999-07-01), Larsen
patent: 5920513 (1999-07-01), Jacobson
patent: 5956233 (1999-09-01), Yew et al.
patent: 5963463 (1999-10-01), Rondeau, II et al.
patent: 5966724 (1999-10-01), Ryan
patent: 5970008 (1999-10-01), Zagar et al.
patent: 5974564 (1999-10-01), Jeddeloh
patent: 5991215 (1999-11-01), Brunelle
patent: 5995409 (1999-11-01), Holland
patent: 5996096 (1999-11-01), Dell et al.
patent: 6009536 (1999-12-01), Rohwer
patent: 6115828 (2000-09-01), Tsutsumi
patent: 6192486 (2001-02-01), Correale, Jr. et al.
patent: 6192487 (2001-02-01), Douceur
Intel, PC SDRAM Specification, Revision 1.63, pp. i-54, Oct. 1998.
Intel, PC SDRAM Unbuffered DIMM Specification, Revision 1.0, pp. 1-47, Feb. 1998.
Shanley, T. and D. Anderson, ISA System Architecture, Third Edition, pp. 126-132, 221-232, 1995, Copyright 1995 by MindShare, Inc.
Micron Electronics, Inc.—Assignee, U.S. App. S/N 09/035,629, Filed Mar. 5, 1998, “Recover of Partially Defective Synchronous Memory Components”.
Micron Electronics, Inc.—Assignee, U.S. App. S/N 08/903,819, Filed Jul. 31, 1997, “System for Remapping Defective Memory Bit Sets”.
Micron Electronics, Inc.—Assignee, U.S. App. S/N 09/217,781, Filed Dec. 21, 1998, “Use of Partially Dysfunctional Memory Devices”.
Micron Electronics, Inc.—Assignee, U.S. App. S/N 08/903,819, Filed Jul. 31, 1997, “System for Remapping Defective Memory Bit Sets”.
Micron Electronics, Inc.—Assignee, U.S. App. S/N 09/519,641, Filed Mar. 6, 2000, “Method and Apparatus for Recovery of Useful Areas of Partially Defective Rambus RIMM Components”.
Micron Electronics, Inc.—Assignee, U.S. App. S/N 09/548,826, Filed Apr. 13, 2000, “Method and Apparatus for Storing Failing Part Locations in a Module”.
Micron Electronics, Inc.—Assignee, U.S. App. S/N 09/217,781, Filed Dec. 21, 1998, “Use of Partially Dysfunctional M
Larsen Corey
Weber Richard
Beausoleil Robert
Bonzo Bryce
Knobbe Martens Olson & Bear LLP
LandOfFree
Method for decoding addresses for a defective memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for decoding addresses for a defective memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for decoding addresses for a defective memory array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2843185