Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2004-09-01
2009-08-18
Picardat, Kevin M (Department: 2822)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S107000, C438S108000, C438S598000, C438S612000, C438S613000, C438S618000, C438S622000, C438S623000, C438S638000, C438S641000
Reexamination Certificate
active
07575999
ABSTRACT:
A method for forming at least one conductive element is disclosed. Particularly, a semiconductor substrate, including a plurality of semiconductor dice thereon, may be provided and a dielectric layer may be formed thereover. At least one depression may be laser ablated in the dielectric layer and an electrically conductive material may be deposited thereinto. Also, a method for assembling a semiconductor die having a plurality of bond pads and a dielectric layer formed thereover to a carrier substrate having a plurality of terminal pads is disclosed. At least one depression may be laser ablated into the dielectric layer and a conductive material may be deposited thereinto for electrical communication between the semiconductor die and the carrier substrate. The semiconductor die may be affixed to the carrier substrate and at least one of the dielectric layer and the conductive material may remain substantially solid during affixation therebetween. The methods may be implemented at the wafer level.
REFERENCES:
patent: 4414059 (1983-11-01), Blum et al.
patent: 4508749 (1985-04-01), Brannon et al.
patent: 4568632 (1986-02-01), Blum et al.
patent: 4882200 (1989-11-01), Liu et al.
patent: 5173442 (1992-12-01), Carey
patent: 5236551 (1993-08-01), Pan
patent: 5302547 (1994-04-01), Wojnarowski et al.
patent: 5411918 (1995-05-01), Keible et al.
patent: 5505320 (1996-04-01), Burns et al.
patent: 5766497 (1998-06-01), Mitwalsky et al.
patent: 5985518 (1999-11-01), Huggins et al.
patent: 6107109 (2000-08-01), Akram et al.
patent: 6114240 (2000-09-01), Akram et al.
patent: 6190940 (2001-02-01), DeFelice et al.
patent: 6228678 (2001-05-01), Gilleo et al.
patent: 6294837 (2001-09-01), Akram et al.
patent: 6313531 (2001-11-01), Geusic et al.
patent: 6333256 (2001-12-01), Sandhu et al.
patent: 6420210 (2002-07-01), Shen
patent: 6495448 (2002-12-01), Lee
patent: 6569604 (2003-05-01), Bhatt et al.
patent: 6596644 (2003-07-01), Andrews et al.
patent: 6620731 (2003-09-01), Farnworth et al.
patent: 6631558 (2003-10-01), Burgess
patent: 6696008 (2004-02-01), Brandinger
patent: 7364985 (2008-04-01), Kirby
patent: 2002/0109228 (2002-08-01), Buchwalter et al.
patent: 2003/0127495 (2003-07-01), Curcio et al.
patent: 2004/0197955 (2004-10-01), Lee
patent: 2005/0032347 (2005-02-01), Hase et al.
patent: 2005/0064696 (2005-03-01), Larson
King, Bruce; Maskless Mesoscale Materials Deposition; Feb. 1, 2003; EP&P.
U.S. Appl. No. 10/673,692, filed Sep. 29, 2003, Kirby.
Benson Peter A.
Watkins Charles M.
Au Bac H
Micro)n Technology, Inc.
Picardat Kevin M
TraskBritt
LandOfFree
Method for creating conductive elements for semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for creating conductive elements for semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for creating conductive elements for semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4111093