Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-09-27
2009-02-10
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07490310
ABSTRACT:
The present invention relates to creating a layout of an electronic circuit from a netlist of interconnected components, wherein the components can be represented by planar geometric shapes in the layout. The advantages of the present invention are achieved by tightly coupling placement and routing. An initial placement of shapes of extended size is succeeded by a routing step that tries to create wires between shapes of reduced size. If that fails, it is tried to wire shapes of extended size instead. The wiring can be combined with a delta-placement of shapes within shapes of extended size such that wires connected to shapes of extended size also connect to the shapes.
REFERENCES:
patent: 5789770 (1998-08-01), Rostoker et al.
Koehl Juergen
Kranch Urich
Pilk Juerge
Woerner Alexander
Zudrell Helmut
Augspurger Lynn L.
Do Thuan
International Business Machines - Corporation
LandOfFree
Method for creating a layout for an electronic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for creating a layout for an electronic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for creating a layout for an electronic circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4093984