Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2005-01-18
2005-01-18
Robertson, David L. (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S103000
Reexamination Certificate
active
06845438
ABSTRACT:
In a memory system using a storage medium, which is inserted into an electronic apparatus via a connector to add a memory function thereto, the storage medium has a GROUND terminal, a power supply terminal, a control terminal and a data input/output terminal, and the connector has a function of being sequentially connected to each of the terminals. When the storage medium is inserted into the connector, the GROUND terminal and control terminal of the storage medium are connected to corresponding terminals of the connector before the power supply terminal and data input/output terminal of the storage medium are connected to corresponding terminals of the connector. Thus, it is possible to improve the stability when a memory card is inserted into or ejected from the memory system.
REFERENCES:
patent: 3432795 (1969-03-01), Jayne
patent: 4849944 (1989-07-01), Matsushita
patent: 4889495 (1989-12-01), Kimura
patent: 5438573 (1995-08-01), Mangan et al.
patent: 5471604 (1995-11-01), Hasbun et al.
patent: 5584030 (1996-12-01), Husak et al.
patent: 5636347 (1997-06-01), Muchnick et al.
patent: 5905993 (1999-05-01), Shinohara
patent: 0704 820 (1995-09-01), None
patent: 0 752 668 (1997-01-01), None
patent: 98114979.2-2212 (2004-01-01), None
Patent Abstracts of Japan, publication No. 07-041619 for application 06-01864, Production of Chlorinated Ployethylene Crosslinked Composition, Daiso Co. Ltd., filed Feb. 15, 1994.*
Patent Abstracts of Japan, publication No. 08-090969 for application 06-254756, Memory Card, Yamaichi Electron Co. Ltd., filed Sep. 22, 1994.*
Patent Abstracts of Japan, publication No. 08-211973 for application 07-010967, PC Card, Mitsubishi Electric Corp., filed Jan. 26, 1995.*
Patent Abstracts of Japan, publication No. 63-240615 for application 62-075695, Interface Circuit, Mitsubishi Electric Corp., filed Mar. 27, 1987.*
Patent Abstracts of Japan, publication No. 10-049257 for application 08-205855, Information Processor, Yokogawa Electric Corp., filed Aug. 5, 1996.*
Patent Abstracts of Japan, publication No. 01-296482 for application 63-127476, Memory Card, Mitsubishi Electric Corp., filed May 24, 1988.*
Patent Abstracts of Japan, publication No. 06-309243 for application 06-058137, Device and Method for Preventing Signal Corruption on Common Transmission Line, Hewlett Packard Co., filed Mar. 3, 1994.
Kawamoto Kazuya
Sato Takeaki
Tanaka Yoshiyuki
Yatabe Makoto
Hogan & Hartson LLP
Kabushiki Kaisha Toshiba
Robertson David L.
LandOfFree
Method for controlling non-volatile semiconductor memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for controlling non-volatile semiconductor memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for controlling non-volatile semiconductor memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3374148