Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
1999-06-07
2001-10-16
Powell, William A. (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C156S345420, C216S067000, C216S079000, C438S719000, C438S734000
Reexamination Certificate
active
06303513
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to manufacture of integrated circuits. More particularly, the invention relates to etching deep trenches in semiconductor wafers.
As structures fabricated upon semiconductor wafers are reduced in size, etching of deep trenches for applications such as logic devices and dynamic random access memories (DRAM's) has become a serious challenge. Such deep trenches are typically formed by a photolithographic process requiring a plasma etch. The substrate is typically made of a semiconducting material such as silicon. The trench is then filled with a material, such as polysilicon to form what is known as a trench capacitor. Such trench capacitors are used, for example, for storing charge in a memory cell of a DRAM. In other applications, such as deep trench isolation, the trench may be filled with a dielectric.
FIG. 1
shows a partially-formed trench capacitor. The capacitor
100
comprises a trench
102
formed in a silicon substrate
104
. The trench
102
is filled with a polysilicon material
106
. The trench
102
has an upper wall
108
and a lower wall
110
. The upper wall
108
forms a taper angle &agr; with respect to a horizontal
111
. In DRAM applications the lower wall
110
and bottom
112
are typically coated with a thin (approximately 200 Å) layer of dielectric known as a node
118
. The upper wall is typically coated with a somewhat thicker (about 300 Å) layer of dielectric often called a collar
120
. The node
118
and collar
120
are both typically made of a silicon oxide Si
x
O
y
deposited by methods known in the art. The lower wall
110
forms a taper angle &bgr; with respect to a horizontal line
113
. There are often different requirements for the taper angles &agr; and &bgr;. For example, when filling the trench
102
with the polysilicon material, a seam tends to form near the top of the trench. It is typical for DRAM manufacturers to require that the angle &agr; generally be made less than 89° to prevent seam formation during trench fill. To maximize the surface area of the capacitor, DRAM manufacturers typically require that the angle &bgr; generally be made as large as possible. Thus, the angle &bgr; is generally larger (i.e., more vertical) than the angle &agr;. As a result a width b of the trench
102
is approximately the same at a bottom
112
as a width a at an interface
114
between the upper and lower walls. However, a width c of the trench at a top
116
is typically larger than widths a or b. This is particularly important when a depth d of the trench is large compared to width a or b.
One known method for forming a trench such as trench
102
depicted in
FIG. 1
is to etch the trench with a plasma containing hydrogen bromide (HBr) and oxygen (O
2
) diluted with helium (He) in a magnetically enhanced reactive ion etching (MERIE) chamber. This process uses a transverse magnetic field to enhance the electron concentration in a capacitively coupled plasma. Such a plasma has a pressure of approximately 100 to 200 millitorr and an ion density on the order of 10
9
ions/cm
3
. The O
2
, together with Si-containing etch byproducts such as silicon oxybromide (Si
x
O
y
Br
z
) forms a passivation layer on the walls
108
and
110
of the trench
102
. The deposition of this layer determines the trench profile (i.e., the angles &agr; and &bgr;). In the HBr/O
2
/He process described above, the deposition of the passivation layer is controlled by varying the ratio of HBr to O
2
. Thus, the angles &agr; and &bgr; were also controlled by varying the ratio of HBr to O
2
.
One problem associated with the HBr/O
2
/He process is the formation of a polymer that builds up on the bottom
112
. The polymer interferes with the etch process. To overcome this, one known trench forming method adds NF
3
to the HBr/O
2
/He chemistry to break up the polymer. Profile control in this method is still achieved by varying the ratio of HBr to O
2
.
Another known process for forming a trench uses a HBr/He/
0
2
etch chemistry in a first etch step followed by a second etch step that uses HBr with sulfur hexafluoride (SF
6
) and O
2
. The first step a etches an upper portion of the trench with a smaller, i.e., less vertical taper angle. The second step etches a lower portion of the trench with a more vertical angle of taper. Alternatively, the second etch step may include silicon tetrafluoride (SiF
4
) to increase hardmask selectivity as part of the etch chemistry. Both steps of this process are performed using high density plasma (HDP). In HDP the ion density is typically on the order of 10
12
ions/cm
3
.
Although the above described techniques provide relatively high etch rates (e.g., 1-4 microns/minute depending on feature size) and effective profile control, they are relatively dirty processes, i.e., they produce a polymer that builds up on the inside walls and lid of the chamber. The polymer buildup leads to production of particles that can contaminate wafers and reduce wafer yield. Generally, the more O
2
in the HBr/
0
2
/He chemistry the dirtier the process. The SiF
4
used in the HBr/SF
6
/O
2
process tends to make the process dirty, i.e., they produce particles that contaminate the wafer and/or the process chamber. Consequently, the processing chamber must often be cleaned after processing each wafer. Although the chamber can be cleaned with a conventional plasma treatment, e.g., using NF
3
, the frequency of such cleaning reduces wafer throughput, increases cost per wafer and, consequently, reduces profitability.
One other known method of etching includes nitrogen trifluoride (NF
3
) along with Chlorine, HBr and He/O
2
in a low-density, capacitively coupled plasma. This method has been used to etch transistor gates comprising tungsten silicide and polysilicon with an overlying hardmask of silicon oxide. NF
3
is added to the etch recipe to improve etch selectivity. In this method trench profile is often controlled by varying the substrate temperature. The etch rates are relatively low (e.g., 2000-3000 Å/min).
Therefore, a need exists in the art for a cleaner, high-etch-rate method of controlling trench profiles during deep trench etching.
SUMMARY OF THE INVENTION
The method of the present invention provides for improved profile control of trenches etched in a substrate and overcomes the disadvantages associated with the prior art. The method utilizes a gaseous mixture containing nitrogen trifluoride (NF
3
) in a plasma to process the substrate. Changing an amount of NF
3
in the plasma controls the profile of the structure. The method is particularly suited to etch processes such as deep trench silicon etch in semiconductor wafers.
The method includes providing a gaseous mixture containing nitrogen trifluoride (NF
3
) to a chamber containing the substrate. In a preferred embodiment, NF
3
is included in a gaseous mixture with HBr, and He/O
2
to form plasma for deep trench etching. Energy provided to the gaseous mixture forms a plasma proximate the substrate. Preferably, the plasma is a high density plasma having a plasma density greater than 10
11
charged particles/cm
3
and generally between 10
12
and 5×10
13
ions/cm
3
. More preferably the high density plasma has an ion density of at least 10
12
ions/cm
3
. The plasma etches a trench in a silicon substrate. The etch profile is controlled by changing an amount of NF
3
in the gaseous mixture. In a preferred embodiment, the etch process is a deep trench etch process. The steps of the method an be repeated many times either on the same wafer or on different wafers, before it is necessary to clean the chamber.
An alternative embodiment of the method of the present invention, controls a profile of a trench etched in a silicon substrate. In the alternative embodiment a first etchant gas containing nitrogen trifluoride (NF
3
) flows to a substrate processing chamber and forms a first high density plasma. The plasma etches a trench in the silicon substrate. The plasma etches the trench such that the trench has an upper wall that forms a
Chinn Jeffrey D.
Khan Anisul
Kumar Ajay
Podlesnik Dragan V.
Applied Materials Inc.
Powell William A.
Townsend & Townsend and Crew
LandOfFree
Method for controlling a profile of a structure formed on a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for controlling a profile of a structure formed on a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for controlling a profile of a structure formed on a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2599024