Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1998-05-14
2000-04-04
Thai, Xuan M.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710118, 714748, 714815, G06F 1338
Patent
active
060473452
ABSTRACT:
An information processing system wherein a module to operate as a master which executes a read access to a module to operate as a slave requests a bus arbiter to afford the mastership of a bus with a bus mastership request signal, and it simultaneously asserts a last cycle signal so as to notify the bus arbiter of the fact that the next cycle will be the last cycle to be used by the master. Subsequently, when the master has had the use of the bus granted by a bus use grant signal from the bus arbiter, it transfers an address to the slave by the use of the bus in the next cycle, thereby starting the read access. After the read access, the master releases the bus mastership. Only when the slave has failed to accept the transferred address, does it assert a retry request signal two cycles after the transfer cycle of the address not accepted. In this case, the module having executed the transfer two cycles before the cycle of the asserted signal executes again the transfer executed before. Thus, the address to be transferred can be transferred to the module ready to accept the address, in only one cycle.
REFERENCES:
patent: 4232366 (1980-11-01), Levy et al.
patent: 4373183 (1983-02-01), Means et al.
patent: 4495573 (1985-01-01), Ballegeer et al.
patent: 4570220 (1986-02-01), Tetrick et al.
patent: 4635193 (1987-01-01), Moyer et al.
patent: 4763249 (1988-08-01), Bomba et al.
patent: 4947317 (1990-08-01), Digiulio et al.
patent: 5068781 (1991-11-01), Gillett, Jr. et al.
patent: 5117430 (1992-05-01), Berglund
patent: 5119377 (1992-06-01), Cobb et al.
patent: 5124991 (1992-06-01), Allen
patent: 5163138 (1992-11-01), Thirumalai
patent: 5191649 (1993-03-01), Cadambi et al.
patent: 5237670 (1993-08-01), Wakerly
patent: 5274780 (1993-12-01), Nakao
patent: 5327570 (1994-07-01), Foster et al.
patent: 5590290 (1996-12-01), Kondo et al.
patent: 5604874 (1997-02-01), Kondo et al.
Gemma Hideaki
Kaneko Seiji
Komori Kazuhiko
Kondo Nobukazu
Okada Tetsuhiko
Hitachi , Ltd.
Thai Xuan M.
LandOfFree
Method for controlling a bus to progress transfer cycles without does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for controlling a bus to progress transfer cycles without, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for controlling a bus to progress transfer cycles without will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-374713