Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus expansion or extension
Reexamination Certificate
2006-04-18
2006-04-18
Myers, Paul R. (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus expansion or extension
C710S104000
Reexamination Certificate
active
07032050
ABSTRACT:
A communications and networking riser includes a plurality of riser codecs and an adaptive initialization module coupled to the riser codecs. The initialization module configures the riser codecs when the riser is connected to a motherboard having a codec controller and a primary codec. The initialization module automatically selects between a two-codec configuration and a three-codec configuration based on a codec support capability of the codec controller.
REFERENCES:
patent: 6401152 (2002-06-01), Solomon et al.
patent: 6434633 (2002-08-01), Braun et al.
patent: 6466584 (2002-10-01), Maxwell et al.
patent: 6529975 (2003-03-01), Miller et al.
patent: 6597702 (2003-07-01), Caugherty
patent: 6609170 (2003-08-01), Lehwalder et al.
patent: 6611912 (2003-08-01), Maleck et al.
patent: 6671748 (2003-12-01), Cole et al.
patent: 2003/0204657 (2003-10-01), Lehwalder et al.
patent: 1089164 (2000-09-01), None
“Audio Codec '97” Revision 2.1, Intel, May 22, 1998, pp. 1-108.
“Audio Codec '97” Revision 2.2, Intel, Sep. 2000, pp. 1-105.
Myers Paul R.
Sayles Crystal D.
LandOfFree
Method for control of codecs in PC riser card architectures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for control of codecs in PC riser card architectures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for control of codecs in PC riser card architectures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3545498