Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-12-14
2004-01-20
Fahmy, Wael (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S327000, C257S346000, C257S406000, C257S408000, C257S411000, C438S258000, C438S300000
Reexamination Certificate
active
06680504
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
This invention relates generally to the field of semiconductor devices and more specifically to a method for constructing a metal oxide semiconductor field effect transistor.
BACKGROUND OF THE INVENTION
Metal oxide semiconductor field effect transistors (MOSFETs) often experience parasitic capacitance that may degrade the performance of the transistor. The source and drain of a transistor are typically adjacent to the transistor substrate. The interface between the source and drain regions and the substrate, however, often form depletion zones that result in parasitic capacitance. Known methods of reducing this form of parasitic capacitance call for using an implantation process to widen the transistor channel or for reducing the size of the source and/or drain regions. These known methods, however, do not satisfactorily reduce parasitic capacitance.
SUMMARY OF THE INVENTION
While known approaches have provided improvements over prior approaches, the challenges in the field of semiconductor devices have continued to increase with demands for more and better techniques having greater effectiveness. Therefore, a need has arisen for a new method for constructing a metal oxide semiconductor field effect transistor.
In accordance with the present invention, a method for constructing a metal oxide semiconductor field effect transistor is provided that substantially eliminates or reduces the disadvantages and problems associated with previously developed methods.
According to one embodiment of the present invention, a semiconductor device and a method for constructing a semiconductor device are disclosed. A trench isolation structure and an active region are formed proximate an outer surface of a semiconductor layer. An epitaxial layer is deposited outwardly from the trench isolation structure. A first insulator layer is grown outwardly from the epitaxial layer. A second insulator layer is grown outwardly from the first insulator layer. A gate stack is formed outwardly from the epitaxial layer. The gate stack comprises a portion of the first insulator layer, a portion of the second insulator layer, and a gate formed proximate the second insulator layer, where the gate has a narrow region and a wide region. The epitaxial layer is heated to a temperature sufficient to allow for the epitaxial layer to form a source/drain implant region in the active region.
Embodiments of the invention may provide numerous technical advantages. A technical advantage of one embodiment is that trench isolation regions comprising an insulative material isolate epitaxial source/drain regions of a transistor from the substrate of the transistor. This configuration reduces parasitic capacitance from the epitaxial source/drain regions to the substrate, thus improving the performance of the transistor. A technical advantage of another embodiment is that the trench isolation regions may prevent cosmic or ionizing high energy particles from penetrating the source/drain active regions to the substrate, thus making the semiconductor device less susceptible to single event upsets.
A technical advantage of another embodiment is that formation of source/drain implant regions may be performed at the same time as the formation of the transistor gate. A technical advantage of another embodiment is that a gate stack has a first insulator layer comprising silicon dioxide and a second insulator layer comprising silicon nitride, which allows for controlled formation of a gate region for the transistor gate. A technical advantage of another embodiment is that a gate has a wide region and a narrow region. The narrow region may provide for a better channel between epitaxial source/drain regions, whereas the wide region may reduce the resistance of the gate.
Other technical advantages are readily apparent to one skilled in the art from the following figures, descriptions, and claims.
REFERENCES:
patent: 4755480 (1988-07-01), Yau et al.
patent: 5196357 (1993-03-01), Boardman et al.
patent: 5231038 (1993-07-01), Yamaguchi et al.
patent: 5418391 (1995-05-01), Huang
patent: 5472897 (1995-12-01), Hsu et al.
patent: 5496746 (1996-03-01), Matthews et al.
patent: 5970352 (1999-10-01), Shiozawa et al.
patent: 6031256 (2000-02-01), Llu et al.
patent: 6049098 (2000-04-01), Sato
patent: 6072216 (2000-06-01), Williams et al.
patent: 6096590 (2000-08-01), Chan et al.
patent: 6174754 (2001-01-01), Lee et al.
patent: 6204138 (2001-03-01), Krishnan et al.
patent: 6252277 (2001-06-01), Chan et al.
patent: 6337494 (2002-01-01), Ryum et al.
patent: 6355556 (2002-03-01), Tseng
patent: 6362065 (2002-03-01), Swanson et al.
patent: 6392271 (2002-05-01), Alavi et al.
patent: 2002/0034853 (2002-03-01), Alavi et al.
patent: 2002/0063299 (2002-05-01), Kamata et al.
Babcock Jeffrey
Howard Gregory E.
Pinto Angelo
Brady III W. James
Fahmy Wael
McLarty Peter K.
Rao Shrinivas H.
Telecky , Jr. Frederick J.
LandOfFree
Method for constructing a metal oxide semiconductor field... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for constructing a metal oxide semiconductor field..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for constructing a metal oxide semiconductor field... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3199373