Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral configuration
Patent
1995-08-18
1999-08-17
Sheikh, Ayaz R.
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral configuration
710 8, 710260, G06F 1300, G06F 1314
Patent
active
059387424
ABSTRACT:
A low power, single master, variable clock rate, daisy-chainable, serial bus connects a bus dispatch (master) to a chain of one or more daisy-chained peripheral devices (slaves). The bus has a bidirectional serial data line, a bidirectional clock line, unidirectional interrupt line, power and ground lines. A method for configuring the bus includes detecting connection and disconnection of a peripheral device to the bus. In the method, a last peripheral device on the bus is assigned the second status and all other peripheral devices on the bus are assigned the first status. Each peripheral device assigned the first status is configured to pass therethrough an interrupt signal on the bus. The last peripheral device is configured to invert an interrupt signal on the bus from a peripheral device that is newly attached to the bus. A peripheral device newly connected to the bus generates an interrupt signal that is inverted by the last peripheral device and transmitted over the bus to a host computer for the bus. Also, an interrupt signal is driven on the bus by one peripheral device on the bus upon disconnection of another peripheral device on the bus where the another peripheral device is downstream on the bus from the one peripheral device.
REFERENCES:
patent: 4727475 (1988-02-01), Kiremidjian
patent: 5175822 (1992-12-01), Dixon et al.
patent: 5317693 (1994-05-01), Cuenod et al.
patent: 5386567 (1995-01-01), Lien et al.
patent: 5404460 (1995-04-01), Thomsen et al.
patent: 5410706 (1995-04-01), Farrand et al.
patent: 5537597 (1996-07-01), Sandage
patent: 5636342 (1997-06-01), Jeffries
Broedner Walter F.
Faddell Anthony M.
General Magic, Inc.
Pancholi Jigar
Sheikh Ayaz R.
Terrile Stephen A.
LandOfFree
Method for configuring an intelligent low power serial bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for configuring an intelligent low power serial bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for configuring an intelligent low power serial bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-310883