Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-11-15
2005-11-15
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06966044
ABSTRACT:
A method for composing memory on a programmable platform device comprising the steps of: (A) accepting information about a programmable platform device comprising one or more diffused memory regions and one or more gate array regions; (B) accepting predetermined design information for one or more memories; and (C) composing one or more memory building blocks (i) in the one or more diffused memory regions, (ii) in the one or more gate array regions or (iii) in both the diffused memory and the gate array regions based upon the predetermined design information and the information about the programmable platform device.
REFERENCES:
patent: 4656592 (1987-04-01), Spaanenburg et al.
patent: 5406525 (1995-04-01), Nicholes
patent: 5818728 (1998-10-01), Yoeli et al.
patent: 5818729 (1998-10-01), Wang et al.
patent: 5912850 (1999-06-01), Wood et al.
patent: 6459136 (2002-10-01), Amarilio et al.
patent: 6510081 (2003-01-01), Blyth et al.
patent: 6529040 (2003-03-01), Carberry et al.
patent: 6552410 (2003-04-01), Eaton et al.
patent: 2004/0027856 (2004-02-01), Lee et al.
patent: 01202397 (2001-07-01), None
patent: 02202886 (2002-07-01), None
“RapidChip Semiconductor Platform”, LSI Logic Corporation, XP002304387, Dec. 1, 2002, pp. 1-5.
“A 200ps 0.5 CMOS Gate Array Family with High Speed Modules”, Nishio et al., Asic Conference and Exhibit, Seventh Annual IEEE International, Sep. 19-23, 1994, XP010140512, pp. 112-115.
“Memorist: A Diffused CMOS SRAM Compiler for Gate Array Applications”, Tou et al., Asic Conference and Exhibit, Fourth Annual IEEE International, Sep. 23-27, 1991, XP010048528, pp. P14-8.1-P14-8.4.
Byrn Jonathan
Delp Gary S.
Nation George W.
Reuland Paul G.
Do Thuan
LSI Logic Corporation
Maiorana P.C. Christopher P.
LandOfFree
Method for composing memory on programmable platform devices... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for composing memory on programmable platform devices..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for composing memory on programmable platform devices... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3471929