Method for clock synchronization validation in integrated...

Details Method for clock synchronization validation in integrated... Method for clock synchronization validation in integrated...

2006-07-04

2006-07-04

Lin, Sun James (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07073146

ABSTRACT:
Unsynchronized clock-domain crossings in the design of integrated circuit are detected by searching for clock-crossing domains. For each clock-crossing that does not include an explicit synchronization cell, an analysis determines if the clock is stable crossing the domains.

REFERENCES:
patent: 5680543 (1997-10-01), Bhawmik
patent: 6173435 (2001-01-01), Dupenloup
patent: 6263483 (2001-07-01), Dupenloup
patent: 6292931 (2001-09-01), Dupenloup
patent: 6295636 (2001-09-01), Dupenloup
patent: 6396887 (2002-05-01), Ware et al.
patent: 6415430 (2002-07-01), Ashar et al.
patent: 6421818 (2002-07-01), Dupenloup et al.
patent: 6473439 (2002-10-01), Zerbe et al.
patent: 6496966 (2002-12-01), Barney et al.
patent: 6744285 (2004-06-01), Mangum et al.
patent: 2002/0120896 (2002-08-01), Wang et al.
patent: 2002/0184560 (2002-12-01), Wang et al.
patent: 2002/0194520 (2002-12-01), Johnson

Affiliated with

Also associated with

Rating

Method for clock synchronization validation in integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for clock synchronization validation in integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for clock synchronization validation in integrated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3600154