Semiconductor device manufacturing: process – Front and rear surface processing
Reexamination Certificate
2002-03-28
2003-07-15
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Front and rear surface processing
C438S106000
Reexamination Certificate
active
06593254
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
The invention relates to a method for clamping a semiconductor device in a manufacturing process using a wafer with deposited material layers causing wafer bowing stress, wherein in particular the wafer is at least 200 mm in diameter.
In the technical process of manufacturing semiconductor devices from wafers (e.g. disks on the basis of silicon) it is common and necessary to apply a lithographic process frequently in the process. In the lithographic process the overlay performance depends on the wafer conditions. Overlay errors may derive e.g. from applying hot processes or processes like chemical mechanical polishing (CMP) and have negative influences on the overlay performance. The errors usually occur due to residuals visible on the wafer surface after the performance of process steps. They can be divided into linear and non-linear overlay errors, whereby only linear or systematic overlay errors can be corrected by varying machine parameters of the exposure tools such as a stepper by optimization of the stepper parameters.
Non-linear overlay errors, which usually cannot be corrected automatically by the manufacturing tools, cause high rework rates resulting in general in a loss of yield. As some of these errors are not correctable, even the rework may show no success.
Beside the aforementioned effects causing non-linear overlay errors, a new root cause especially came up with the wafer technology using wafers of at least 200 mm in diameter. In process steps where a front side and a backside of the wafer is deposited with at least one material layer having tensile or compressive stress such as nitride, polysilicon or different types of oxides, mechanical stress causes wafer warpage, e.g. as a result of forming a structure over the front side of the wafer by etching parts of the material layer. It has been observed that the scale of warpage increases with a larger diameter of the wafer. Due to a significant misalignment in the lithographic process after, for example, an element isolation process, non-linear overlay errors may occur.
Other problems in manufacturing may arise with processes that use electrostatic chucks or physical clamping rings for holding the wafer during etch or thin film deposition processes. Warped wafers coming into the processes cause robotic wafer handling failures due to vacuum sealing problems or process faults due to a leakage of backside cooling gases on the electrostatic chuck. In diffusion operations, precise loading of the wafers into the boats that are inserted in the furnace are affected by warped wafers resulting in wafer breakage or chipping, damage to the boat, or dropped wafers. Operations such as wet chemical processing that load wafers into holders by vacuum clamping on the wafer backside are also impacted by warped wafers. In CMP operations, warped wafers cause process non-uniformity errors due to the warpage affecting the polishing of the entire wafer surface. Further processes that can be impacted in their performance by wafer warpage are ion implantation processes, mask making or metrology processes.
In U.S. Pat. No. 5,856,230 there is disclosed a method for making a field oxide, by which wafer warpage is minimized when a local oxidation of silicon process is applied to a large wafer. A material layer having a compressive stress and a nitride are laminated over the backside of the wafer, so that the compressive stress of the material layer complementarily interacts with the tensile stress of the nitride. The method contains the steps of depositing an oxide layer and the material layer over the front side and the backside of the wafer in addition to the standard LOCOS-process steps. The effects herein may be an increase of manufacturing costs and an increase of process time.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide a method for clamping a semiconductor device in a manufacturing process which overcomes the above-mentioned disadvantages of the prior art methods of this general type, which reduces or prevents the problems of the aforementioned wafer warpage, the method being applicable to multiple process sequences of semiconductor manufacturing with respect to low costs and process time.
With the foregoing and other objects in view there is provided, in accordance with the invention, a method for clamping a semiconductor device in a manufacturing process. The method includes the steps of providing a wafer having a front side and a backside, depositing at least one encapsulating material layer over the front side and the backside of the wafer, and etching the encapsulating material layer selectively over the front side of the wafer to form a predetermined structure, thereby causing wafer warpage as a result of a bowing stress of the encapsulating material layer. The encapsulating material layer is then removed over the backside of the wafer partially or completely from the backside in accordance with a desired reduction of the bowing stress. The semiconductor device is then clamped electrostatically, physically, or by use of a vacuum in a further course of a manufacturing process for holding the wafer.
The provided method is applicable to a multiple processes containing the aforementioned sequences of process steps. The provided method therefore is applicable, for example, in DRAM technologies and in processes for manufacturing logic circuits or micromechanic components. The effect of reducing wafer warpage can be observed significantly at wafers of at least 200 mm in diameter. Especially when using wafers of 300 mm in diameter and larger, the wafer warpage caused by material layers plays a fairly important role for the performance of the aforementioned processes, in comparison to effects caused by processes such as CMP or hot processes, because of the different thickness-to-area-ratio. Furthermore the problem of overlay distortions caused by wafer warpage can be observed especially at backend of-line lithography processes (BEOL).
In lithographic processes, there is a reduced amount of defocus or non-linear overlay errors as a result of reduced wafer warpage. Thus, process improvements can be observed with no or less rework rates and a reduction in yield loss.
Concerning the other aforementioned processes, as a result of reduced wafer warpage there are no or less robotic wafer handling failures or process faults impacted by wafer warpage. Precise loading of the wafers into boats that are inserted in a furnace is improved. In CMP operations, reduced process non-uniformity errors due to wafer warpage can be achieved.
Further it is not necessary to deposit a novel kind of layer interacting with the stress of the encapsulating material layer. This results in low costs and process time. It takes into account that for several reasons it can be disadvantageous to deposit multiple layers over the backside of the wafer. This could take influence on other processes or prevent the wafer surface from having a flat backside that could be necessary with regard to the requirements of the wafer or stepper chuck.
According to the present invention, the material layer or material layers can be removed completely or partially depending on the process and its requirements according to the reduction of the warpage. In case of removing the layers partially, which helps to destress the wafer, the corresponding process time can be shortened. For partial removal, the layer is removed within a circular area from the backside of the wafer by suitable etching techniques. The layer is still present within the area surrounding the inner circular area.
For example, the material layer or material layers can be formed of nitride, polysilicon or all known variations of oxides such as BPSG or siliconoxide. They all have more or less compressive or tensile stress to cause wafer warpage.
Advantageously, in a lithographic process the invention reduces the necessity of non-linear correction algorithms with respect to reduced software and measurement capacity and therefore reduced proce
Kraxenberger Manfred
Mautz Karl
Schedel Thorsten
Spuler Bruno
Thümmel Ines
Greenberg Laurence A.
Infineon - Technologies AG
Maybeck Gregory L.
Niebling John F.
Roman Angel
LandOfFree
Method for clamping a semiconductor device in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for clamping a semiconductor device in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for clamping a semiconductor device in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3018479