Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-08-21
2007-08-21
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
10946688
ABSTRACT:
A method, algorithm, software, architecture and/or system for routing signal paths or connections between circuit blocks in a circuit design is disclosed. In one embodiment, a method of routing can include: (i) determining a switching activity for signal path between a first circuit block and a second circuit block; and (ii) routing the signal path substantially in a connectivity layer related to the switching activity of the signal path. The circuit blocks can include standard cells configured to implement a logic or timing function, other components, and/or integrated circuits, for example. The switching activity can include a switching frequency determination based on simulation results of the signal path between the circuit blocks. Embodiments of the present invention can advantageously reduce power consumption as well as supply noise by optimally routing signal paths between circuit blocks in an automated place-and-route flow. Further, signal integrity problems due to non-optimal routing can be reduced or minimized relative to conventional techniques.
REFERENCES:
patent: 5774380 (1998-06-01), Pickup et al.
patent: 6230304 (2001-05-01), Groeneveld et al.
patent: 6253361 (2001-06-01), Buch
patent: 6397170 (2002-05-01), Dean et al.
patent: 6453446 (2002-09-01), van Ginneken
patent: 6496965 (2002-12-01), van Ginneken et al.
patent: 6507941 (2003-01-01), Leung et al.
patent: 6553338 (2003-04-01), Buch et al.
patent: 6681338 (2004-01-01), Kollipara
patent: 6725438 (2004-04-01), van Ginneken
patent: 6950998 (2005-09-01), Tuan
patent: 2002/0069396 (2002-06-01), Bhattacharya et al.
patent: 2005/0050496 (2005-03-01), Kovacs et al.
Jim Flynn and Brandon Waldo; Power Management in Complex SoC Design (16 Pages); Apr. 2004; Synopsis, Inc., 700 East Middlefield Rd., Mountain View, CA 94043; http://www.synopsys.com/sps.
Astro-Rail: A Comprehensive Power-Integrity Analysis, Implementation and Verification Tool (2 Pages); Data Sheet, May 2003; Synopsis, Inc., 700 East Middlefield Rd., Mountain View, CA 94043.
Burstein Michael
Kouznetsov Alexander
Zakladny Vladimir
Fortney Andrew D.
Golden Gate Technology, Inc.
Whitmore Stacy A
LandOfFree
Method for circuit block routing based on switching activity does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for circuit block routing based on switching activity, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for circuit block routing based on switching activity will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3878517