Method for checking an IC layout

Details Method for checking an IC layout Method for checking an IC layout

2008-06-03

2008-06-03

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07383528

ABSTRACT:
A method of the invention is used for checking a wire layout causing high wire resistance. The method includes the steps of: selecting a first metal layer, a second metal layer and a third metal layer, wherein each of the first and third metal layer includes a power wire for transmitting power, and the second metal layer is adjacent to the first and third metal layers; selecting one region in the second metal layer, wherein the first and the third metal layers have the power wires at positions corresponding to the region and the second metal layer has no wire at the region; and disposing a conductive metal layer coupled to the first and third metal layer in the region for lowering the equivalent wire resistance.

REFERENCES:
patent: 6308309 (2001-10-01), Gan et al.
patent: 6330707 (2001-12-01), Shinomiya et al.
patent: 6480989 (2002-11-01), Chan et al.
patent: 6546538 (2003-04-01), Rubdi et al.
patent: 6598206 (2003-07-01), Darden et al.
patent: 6725439 (2004-04-01), Homsinger et al.
patent: 6732335 (2004-05-01), Takabayashi et al.
patent: 6735749 (2004-05-01), Li et al.
patent: 6735755 (2004-05-01), Shau
patent: 6766503 (2004-07-01), Fitzheny et al.
patent: 6823499 (2004-11-01), Vasishta et al.
patent: 6880143 (2005-04-01), Yu
patent: 6925627 (2005-08-01), Longway et al.
patent: 7013444 (2006-03-01), Igarashi et al.
patent: 7124390 (2006-10-01), Smith et al.
patent: 7134108 (2006-11-01), Lin et al.

Affiliated with

Also associated with

Rating

Method for checking an IC layout does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for checking an IC layout, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for checking an IC layout will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2815658