Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-10-27
1999-06-29
An, Meng-Ai T.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711137, 712207, G06F 1204
Patent
active
059182474
ABSTRACT:
When a processor (102) issues a request for an address (502), a determination is made as to whether or not the address is contained within a buffer (103) or cache associated with the processor (102), or the address is contained within a line of data currently being fetched from an external memory system (105). If the address is not contained within the buffer or cache and is not contained within a line being currently fetched, the current fetch will be cancelled (515, 516).
REFERENCES:
patent: 4729093 (1988-03-01), Mothersole et al.
patent: 4742454 (1988-05-01), Robinson et al.
patent: 4763253 (1988-08-01), Bluhm et al.
patent: 5113522 (1992-05-01), Dinwiddie, Jr. et al.
patent: 5367660 (1994-11-01), Gat et al.
patent: 5544342 (1996-08-01), Dean
patent: 5553276 (1996-09-01), Dean
patent: 5586295 (1996-12-01), Tran
patent: 5717895 (1998-02-01), Leedom et al.
IBM; TDB ( A protocol for processing concurrent misses) p. 611, Dec. 1993.
IBM; TDB (Design for improved cache performance via overlapping of cache miss sequences) pp.5962-5966, Apr. 1983.
Galloway Frank C.
Patel Sanjay
Tietjen Donald L.
An Meng-Ai T.
Hill Susan C.
Motorola Inc.
Patel Gautam R.
Witek Keith E.
LandOfFree
Method for canceling partial line fetch for cache when new data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for canceling partial line fetch for cache when new data , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for canceling partial line fetch for cache when new data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1387211