Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output addressing
Patent
1997-07-10
1999-11-16
Lee, Thomas C.
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output addressing
710 20, 710 52, 711118, G06F 1314
Patent
active
059875305
ABSTRACT:
An apparatus and method is provided for caching data in a universal serial bus (USB) system. In one embodiment, the present invention employs a host computer coupled to an I/O device via a USB. The host computer includes a data cache for storing data retrieved from the I/O device. The data cache allows data to be returned to the host computer upon request without accessing the I/O device via a USB transaction. A cacheability look-up table and cache table are provided to ensure the integrity of data returned to the host computer. Requested data is returned from the I/O device if the cacheability look-up table indicates the requested data is noncacheable. Data is returned from the data cache if the cache table indicates the requested data is available in the cache as valid data. If the cache table indicates the requested data is not available in the cache as valid data, the requested data is returned from the I/O device along with data stored in predetermined I/O device addresses. The additional data is stored in the cache for subsequent access by the host computer. By returning data from the cache, the present invention reduces the response time and reduces the traffic over the USB between the host computer and I/O device.
REFERENCES:
patent: 4258418 (1981-03-01), Heath
patent: 4805094 (1989-02-01), Oye et al.
patent: 4860292 (1989-08-01), Newman et al.
patent: 5163132 (1992-11-01), DuLac et al.
patent: 5224213 (1993-06-01), Dieffenderfer et al.
patent: 5239644 (1993-08-01), Seki et al.
patent: 5394531 (1995-02-01), Smith
patent: 5487171 (1996-01-01), Dodt et al.
patent: 5539915 (1996-07-01), Burton et al.
patent: 5590310 (1996-12-01), Willenz et al.
patent: 5594926 (1997-01-01), Chang et al.
patent: 5604843 (1997-02-01), Shaw et al.
patent: 5619723 (1997-04-01), Jones et al.
patent: 5630166 (1997-05-01), Gamache et al.
patent: 5651137 (1997-07-01), MacWilliams et al.
patent: 5793992 (1998-08-01), Steele et al.
patent: 5832300 (1998-11-01), Lowthert
patent: 5845152 (1998-12-01), Anderson et al.
Universal Serial Bus Specification, Revision 0.9, Mar. 31, 1995, pp.1-25.
Universal Serial Bus Bulletin, vol. 2, No. 3, Aug. 1996, pp. 1-8.
Hood Jeffrey C.
Kim Harold
Lee Thomas C.
National Instruments Coporation
Stephenson Eric A.
LandOfFree
Method for caching data and generating only one read request to does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for caching data and generating only one read request to , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for caching data and generating only one read request to will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1338012