Method for avoiding bus contention in a digital circuit

Details Method for avoiding bus contention in a digital circuit Method for avoiding bus contention in a digital circuit

1997-02-27

2000-08-15

Tokar, Michael

Electronic digital logic circuitry

Interface

Current driving

326 90, 326 82, 326 21, H03K 190175

Patent

active

061042102

ABSTRACT:
In a digital circuit, a method for avoiding a bus contention condition which results from an overlap of active phases of multiple bus drivers. The method avoids such bus contention condition by including holding amplifiers in the data bus and by turning on respective bus drivers only for durations sufficient to establish a data value on the data bus.

REFERENCES:
patent: 4766334 (1988-08-01), Warner
patent: 5146563 (1992-09-01), Donaldson et al.
patent: 5225723 (1993-07-01), Drako et al.
patent: 5668482 (1997-09-01), Roskell

Affiliated with

Also associated with

Rating

Method for avoiding bus contention in a digital circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for avoiding bus contention in a digital circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for avoiding bus contention in a digital circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2010713