Method for automatic maximization of coverage in constrained...

Details Method for automatic maximization of coverage in constrained... Method for automatic maximization of coverage in constrained...

2007-07-31

2009-11-10

Garbowski, Leigh Marie (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C703S014000, C714S738000

Reexamination Certificate

active

07617468

ABSTRACT:
A computer increases coverage in simulation of a design of a circuit by processing goals for coverage differently depending on whether or not the goals are on input signals of the circuit. Specifically, goals on input signals are used to automatically formulate constraints (“directly-derived constraints”) on values of input signals in test vectors. Goals on non-input signals (e.g. internal/output signals) are used with correlations to automatically formulate more additional constraints (“correlation-derived constraints”), by use of goals on non-input signals. The correlations indicate which non-input signals are associated with which input signals. The correlations are received from, for example, a human designer of the circuit. Depending on the embodiment, one or more of the automatically derived constraints are used with human-supplied constraints, to generate test vectors e.g. using a constraints solver, such as a satisfiability (SAT) engine. The test vectors are supplied to a simulator for functional verification.

REFERENCES:
patent: 6141630 (2000-10-01), McNamara et al.
patent: 6499127 (2002-12-01), Kim et al.
patent: 6684359 (2004-01-01), Noy
patent: 6816825 (2004-11-01), Ashar et al.
patent: 6925617 (2005-08-01), Bayraktaroglu et al.
patent: 6975976 (2005-12-01), Casavant et al.
patent: 7107553 (2006-09-01), Lockyear et al.
patent: 7114111 (2006-09-01), Noy
patent: 7243087 (2007-07-01), Iyer
patent: 7478028 (2009-01-01), Ho et al.
patent: 2004/0249618 (2004-12-01), Fine et al.
patent: 2006/0010428 (2006-01-01), Rushby et al.
patent: 2006/0048026 (2006-03-01), Fine et al.
U.S. Appl. No. 11/831,745, filed Jul. 31, 2007, Shashidhar Anil Thakur.
Lachish, O. et al. “Hole Analysis for Functional Coverage Data”, Design Automation Conference (DAC), Jun. 10-14, 2002, pp. 6.
Fine, S. et al. “Coverage Directed Test Generation for Functional Verification using Bayesian Networks”, Design Automation Conference (DAC), 2003, pp. 6.
Wagner, I. et al. “StressTest: An Automatic Approach to Test Generation Via Activity Monitors”, Design Automation Conference (DAC), Jun. 13-17, 2003, pp. 6.
Rosenberg, S. et al. “Coverage-Driven Functional Verification”, Sep. 2001, http://www.verisity.com/resources/whitepaper/coverage—driven.html, pp. 7.
Mishra, P. et al. “Functional Coverage Driven Test Generation for Validation of Pipelined Processors”, Mar. 12, 2004, CECS Technical Report #04-05, Center of Embedded Computer Systems, University of California, Irvine, California, pp. 19.
“Constrained-Random Test Generation and Functional Coverage with Vera®”, Feb. 2003, Synopsys, Inc., pp. 8.
Iyer, M. A. et al. “Race: A World-Level ATPG-Based Constraints Solver System For Smart Random Simulation”, 2003, IEEE, pp. 10.
Hekmatpour, A. et al “Coverage-Directed Management and Optimization of Random Functional Verification”, 2003, IEEE, pp. 8.
Liu, C. et al. “CAMA: A Multi-Valued Satisfiability Solver”, University of California at Berkeley, CA, USA, believed to be prior to Jul. 31, 2007, pp. 8.
Damiano, R. et al. “Checking Satisfiability of a Conjunction of BDDs”, DAC, 2003, pp. 6.
Ganai, M. K. et al. “Combining Strengths of Circuit-based and CNF-based Algorithms for a High-Performance SAT Solver”, Jun. 10-14, 2002, DAC, New Orleans, Louisiana, USA, pp. 14.
Piziali, A. Chapter 7 in a book “Functional Verification Coverage Measurement And Analysis”, 2004, Kluwer Academic Publishers, pp. 11.
Grinwald, R. et al. “User Defined Coverage—A Tool Supported Methodology for Design Verification” 35thDesign Automation Conference, 1998, San Francisco, CA, USA, pp. 6.
Pixley, C. et al. “SoCKit”, believed to be prior to Jul. 31, 2007, pp. 3.
“SystemVerilog 3.1a Language Reference Manual Accellera's Extensions to Verilog®”, http://www.eda.org/sv/SystemVerilog—3.1a.pdf, 2004, pp. 586.

Affiliated with

Also associated with

Rating

Method for automatic maximization of coverage in constrained... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for automatic maximization of coverage in constrained..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for automatic maximization of coverage in constrained... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4107190