Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
1999-06-18
2003-05-06
Beausoliel, Robert (Department: 2184)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S048000, C714S704000, C714S718000, C714S763000, C714S764000, C711S105000, C711S106000
Reexamination Certificate
active
06560725
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to integrated circuit dynamic memories, and more specifically to methods of tracking errors in a memory system having detection and correction of errors in a memory.
BACKGROUND OF THE INVENTION
Systems containing digital electronic components are designed to function correctly over a variety of system parameters and conditions, such as voltage, temperature, etc. System parameters such as bias voltages are typically adjusted by open loop control methods through the use of sensors, such as temperature sensing diodes, and voltage sensors. Similarly, sensors have been used to monitor conditions which initiate a sleep-mode or idle-mode operation. These methods prevent incorrect operation of or damage to many components, particularly memory devices. Many means have been developed to correct “hard” component failures and/or “soft” noise induced loss of data.
Various methods have been developed to detect and correct errors in memory. In a Dynamic Random Access Memory (DRAM) redundant columns and rows are added to avoid the use of memory cells exhibiting poor performance. An Error Detection And Correction unit (EDAC) is used to detect errors in stored data, and if possible, correct errors in the data. EDACs greatly improve data integrity. The operation of one type of EDAC is based on a code word. Data to be stored in the memory is provided to the EDAC. The EDAC then generates check bits based on the data value. The check bits are then combined with the data to form a code word. The code word is then stored in the memory. To check the data, the EDAC reads the code word from the memory and recalculates the check bits based on the data portion of the code word. The recalculated check bits are then compared to the check bits in the code word. If there is a match, the data is correct. If there is a difference and the error is correctable, the EDAC provides the correct data and check bits as an output. If there is a difference and the error is uncorrectable, the EDAC reports the occurrence of a catastrophic failure.
A variety of EDAC techniques and circuits are available, as are a variety of methods for generating code words and performing bit checks. Some methods are discussed in U.S. Pat. No. 5,598,422, by Longwell, et al., entitled “Digital computer having an error correction code (ECC) system with comparator integrated into re-encoder,” and in
Error-Correction Codes,
by W. W. Peterson, 2d edition, MIT Press (1972). The information from the EDAC unit is typically used as it is generated. Information such as the address of data that has been corrupted, or the location of failed bits in data are not retained after an EDAC has returned correct data.
A need exists to obtain information over time regarding the errors experienced in the memory. There is a need to retain error address and error frequency information to improve hardware reliability and/or data integrity. There is further a need to analyze error information to determine a connection between such failures and parameters of the system.
REFERENCES:
patent: 4209846 (1980-06-01), Seppa
patent: 4319356 (1982-03-01), Kocol et al.
patent: 4371930 (1983-02-01), Kim
patent: 4506362 (1985-03-01), Morley
patent: 4694454 (1987-09-01), Matsuura
patent: 4958352 (1990-09-01), Noguchi et al.
patent: 4964130 (1990-10-01), Bowden et al.
patent: 5233614 (1993-08-01), Singh
patent: 5890198 (1999-03-01), Pawlowski
Atwell William Daune
Longwell Michael L.
Myers Jeffrey Van
Beausoliel Robert
Madrone Solutions, Inc.
Myers Jeffrey Van
Wilson Yolanda L.
LandOfFree
Method for apparatus for tracking errors in a memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for apparatus for tracking errors in a memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for apparatus for tracking errors in a memory system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3031857