Method for analyzing defect of SRAM cell

Details Method for analyzing defect of SRAM cell Method for analyzing defect of SRAM cell

2006-08-22

2006-08-22

Phung, Anh (Department: 2824)

Static information storage and retrieval

Read/write circuit

Testing

C365S154000

Reexamination Certificate

active

07095663

ABSTRACT:
Disclosed is a method for analyzing a defect of a semiconductor device, and more particularly a method for electrically analyzing a defect of a transistor formed in a cell having a latch structure, such as SRAM or a sense amplifier of DRAM. The defect analyzing method according to the present invention comprises the steps of forming a test SRAM cell array in a scribe lane region of a wafer which is formed with a plurality of SRAM chips, forming a pad portion for testing the SRAM cell array on the scribe lane region, and applying a predetermined test voltage to the SRAM cell array through the pad portion. The respective array cells constituting the SRAM cell array are provide with two word lines, and individual test voltages can be applied through the pad portion to the two word lines, respectively.

REFERENCES:
patent: 5361232 (1994-11-01), Petschauer et al.
patent: 6081465 (2000-06-01), Wang et al.
patent: 6392941 (2002-05-01), Churchill
patent: 6757205 (2004-06-01), Salters

Affiliated with

Also associated with

Rating

Method for analyzing defect of SRAM cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for analyzing defect of SRAM cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for analyzing defect of SRAM cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3695809