Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1997-12-31
2000-10-03
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
716 18, 716 8, 703 19, G06F 1750
Patent
active
061287695
ABSTRACT:
In the present invention, a method is provided for analyzing signal noise caused by cross-coupling between an attacker signal line, upon which an attacker signal resides, and a victim signal line, upon which a victim signal resides. This method comprises selecting the victim signal, selecting the attacker signal, performing cross-talk attacker filtering on a plurality of signal lines to identify a first set of potential attacker signals on a first set of potential attacker signal lines that cause signal noise upon said victim signal, performing safety window filtering on a plurality of signals signal lines to identify a second set of potential attacker signals on a second set of potential attacker signal lines that cause signal noise upon the victim signal line, and reducing the effects of the signal noise on at least one of the victim signal lines.
REFERENCES:
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 5243547 (1993-09-01), Tsai et al.
patent: 5255321 (1993-10-01), Murray et al.
patent: 5446674 (1995-08-01), Ikeda et al.
patent: 5471397 (1995-11-01), Hsieh et al.
patent: 5477460 (1995-12-01), Vakirtzis et al.
patent: 5481695 (1996-01-01), Purks
patent: 5535133 (1996-07-01), Petschauer et al.
patent: 5555506 (1996-09-01), Petschauer et al.
patent: 5568395 (1996-10-01), Huang
patent: 5610833 (1997-03-01), Chang et al.
patent: 5654898 (1997-08-01), Roetcisonender et al.
patent: 5666288 (1997-09-01), Jones et al.
patent: 5751597 (1998-05-01), Okano et al.
patent: 5761080 (1998-06-01), DeCamp et al.
patent: 5983006 (1999-11-01), Carlson et al.
patent: 5987241 (1999-11-01), Goldberg et al.
patent: 5999714 (1999-12-01), Conn et al.
Sengupta et al. ("Crosstalk driven routing device", IEEE 44th Proceedings of Electronic Components and Technology Conference, pp. 687-694, May 1, 1994).
Zhang et al. ("Minimization of delay and crosstalk in high-speed VLSI interconnects", IEEE Transactions on Microwave Theory and Techniques, vol. 40, No. 7, Jul. 1992, pp. 1555-1563).
Kuntal Joardar, "A Simple Approach to Modeling Cross-Talk in Integrated Circuits", IEEE Journal of Solid-State Circuits, vol. 29, No. 10, Oct. 1994, pp. 1212-1219.
Kumar Venkat et al., "Timing Verification of Dynamic Circuits", IEEE 1995, Custom Integrated Circuits Conference, pp. 271-274, May 1, 1995.
David L. Rude, "Statistical Method of Noise Estimation in a Synchronous System", IEEE Transaction on Components, Packaging and Manufacturing Technology, Part B, vol. 17, No. 4, Nov. 1994, pp. 514-519.
Hong You & Mani Soma, "Crosstalk Analysis of High-Speed Interconnects and Packages", IEEE 1990 Custom Integrated Circuits Conference, pp. 11.2.1-11.2.4, May 13, 1990.
Laszlo Gal, On-Chip Cross Talk--the New Signal Integrity Challenge, Motorola, Emerging Computing Operations, Austin, TX, IEEE 1995 Custom Integrated Circuits Conference, pp. 251-254, Jan. 1995.
Hewlett Packard, "Oscilloscopes", p. 143, "Logic Analyzers", pp. 330 & 334, Test & Measurement Catalog-Jan. 1994.
Carlson Roy
Greub Hans J.
Intel Corporation
Kik Phallaka
Lintz Paul R.
LandOfFree
Method for analyzing and efficiently reducing signal cross-talk does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for analyzing and efficiently reducing signal cross-talk , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for analyzing and efficiently reducing signal cross-talk will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-206070