Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Patent
1996-08-27
1998-01-13
Regan, Maura K.
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
324767, 324765, 324762, G01R 2726
Patent
active
057083657
ABSTRACT:
A simple method for evaluating the dielectric breakdown of an oxide layer on a silicon wafer is disclosed. The SPV method is utilized to measure a diffusion length L.sub.on of minority carriers when the silicon wafer is illuminated by white light from another source and a diffusion length L.sub.off of the minority carriers when the silicon wafer is not illuminated by white light from another source. A diffusion length L.sub.safe, which is determined by trap sites in the silicon wafer, is calculated from an equation L.sub.safe =(L.sub.off.sup.-2 -L.sub.on.sup.-2).sup.-1/2. Since L.sub.safe has a strong correlation with the dielectric breakdown of the oxide layer, the dielectric breakdown of the oxide layer can be easily evaluated by L.sub.safe during the fabrication of the silicon wafer.
REFERENCES:
patent: 4122383 (1978-10-01), Von Roos
patent: 4333051 (1982-06-01), Goodman
patent: 4393348 (1983-07-01), Goldstein et al.
patent: 4433288 (1984-02-01), Moore
patent: 4454472 (1984-06-01), Moore
patent: 4841239 (1989-06-01), Foell et al.
patent: 5010294 (1991-04-01), Foell et al.
patent: 5091691 (1992-02-01), Kamieniecki et al.
patent: 5177351 (1993-01-01), Lagowski
patent: 5453703 (1995-09-01), Goldfarb
Kono Mitsuo
Shimura Seiichi
Yoshino Shiro
Komatsu Electronic Metals Co. Ltd.
Regan Maura K.
LandOfFree
Method for analysis of silicon wafers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for analysis of silicon wafers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for analysis of silicon wafers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-329543