Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of...
Reexamination Certificate
2007-08-15
2009-12-08
Menz, Douglas M (Department: 2891)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
C257S762000
Reexamination Certificate
active
07629268
ABSTRACT:
In one embodiment, an apparatus comprises a first layer having at least one interconnect formed in an interlayer dielectric (ILD), a second layer formed over the first layer having a second at least one interconnect, a third layer formed over the second layer, the third layer defining at least one air gap between the second at least one interconnect and the third layer, and at least one shunt selectively covering the first and second at least one interconnects. In another embodiment, a method comprises forming a first layer comprising an ILD and a first at least one interconnect, forming a second layer over the first layer, the second layer having a second at least one interconnect, depositing at least one shunt over the first and second at least one interconnects, forming a third layer over the second layer, and evaporating a portion of the second layer to create at least one air gap between the second at least one interconnect and the third layer.
REFERENCES:
patent: 5413962 (1995-05-01), Lur et al.
patent: 5695810 (1997-12-01), Dubin et al.
patent: 5708303 (1998-01-01), Jeng
patent: 5900668 (1999-05-01), Wollesen
patent: 5953626 (1999-09-01), Hause et al.
patent: 6667552 (2003-12-01), Buyonski
patent: 6696758 (2004-02-01), Dubin et al.
patent: 7166882 (2007-01-01), Nakamura et al.
Gossett, et al., “General review of issues and perspectives for advanced copper interconnections using air gap as ultra-low K material”, 3 pages, Jun. 2003,Phillips Semiconductors Crolles R&D, 860 rue Jean Monnet 38920 Crolles France.
Gosset, et al., General review of issues and perspectives for advanced copper interconnections using air gap as ultra-low K Material, 3 pages, Jun. 2003, Phillips Semiconductors Crolles R&D, 860 rue Jean Monnet 38920 Crolles France.
Noguchi, et al., “Simple Self-Aligned Air-Gap Interconnect Process with Cu/FSG Structure”, 3 pages, Jun. 2003, Device Development Center, Hitachi, Ltd., Ome, Tokyo, 198-8512, Japan.
Dubin Valery M.
Moon Peter K.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Menz Douglas M
LandOfFree
Method for an improved air gap interconnect structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for an improved air gap interconnect structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for an improved air gap interconnect structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4096331